![](http://datasheet.mmic.net.cn/370000/TMS320DM647ZUT720_datasheet_16739659/TMS320DM647ZUT720_78.png)
www.ti.com
P
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
Table 6-17. EDMA3 Transfer Controller 0 Registers (continued)
HEX ADDRESS RANGE
02A2 0248
02A2 024C
02A2 0250
02A2 0254
02A2 0258
02A2 025C
02A2 0260
02A2 0264 - 02A2 027C
02A2 0280
02A2 0284
02A2 0288
02A2 028C - 02A2 02FC
02A2 0300
02A2 0304
02A2 0308
02A2 030C
02A2 0310
02A2 0314
02A2 0318 - 02A2 033C
02A2 0340
02A2 0344
02A2 0348
02A2 034C
02A2 0350
02A2 0354
02A2 0358 - 02A2 037C
02A2 0380
02A2 0384
02A2 0388
02A2 038C
02A2 0390
02A2 0394
02A2 0398 - 02A2 03BC
02A2 03C0
02A2 03C4
02A2 03C8
02A2 03CC
02A2 03D0
02A2 03D4
02A2 03D8 - 02A2 7FFF
ACRONYM
SACNT
SADST
SABIDX
SAMPPRXY
SACNTRLD
SASRCBREF
SADSTBREF
-
DFCNTRLD
DFSRCBREF
DFDSTBREF
-
DFOPT0
DFSRC0
DFCNT0
DFDST0
DFBIDX0
DFMPPRXY0
-
DFOPT1
DFSRC1
DFCNT1
DFDST1
DFBIDX1
DFMPPRXY1
-
DFOPT2
DFSRC2
DFCNT2
DFDST2
DFBIDX2
DFMPPRXY2
-
DFOPT3
DFSRC3
DFCNT3
DFDST3
DFBIDX3
DFMPPRXY3
-
REGISTER NAME
Source Active Count Register
Source Active Destination Address Register
Source Active Source B-Index Register
Source Active Memory Protection Proxy Register
Source Active Count Reload Register
Source Active Source Address B-Reference Register
Source Active Destination Address B-Reference Register
Reserved
Destination FIFO Set Count Reload
Destination FIFO Set Destination Address B Reference Register
Destination FIFO Set Destination Address B Reference Register
Reserved
Destination FIFO Options Register 0
Destination FIFO Source Address Register 0
Destination FIFO Count Register 0
Destination FIFO Destination Address Register 0
Destination FIFO BIDX Register 0
Destination FIFO Memory Protection Proxy Register 0
Reserved
Destination FIFO Options Register 1
Destination FIFO Source Address Register 1
Destination FIFO Count Register 1
Destination FIFO Destination Address Register 1
Destination FIFO BIDX Register 1
Destination FIFO Memory Protection Proxy Register 1
Reserved
Destination FIFO Options Register 2
Destination FIFO Source Address Register 2
Destination FIFO Count Register 2
Destination FIFO Destination Address Register 2
Destination FIFO BIDX Register 2
Destination FIFO Memory Protection Proxy Register 2
Reserved
Destination FIFO Options Register 3
Destination FIFO Source Address Register 3
Destination FIFO Count Register 3
Destination FIFO Destination Address Register 3
Destination FIFO BIDX Register 3
Destination FIFO Memory Protection Proxy Register 3
Reserved
Table 6-18. EDMA3 Transfer Controller 1 Registers
HEX ADDRESS RANGE
02A2 8000
02A2 8004
02A2 8008 - 02A2 80FC
ACRONYM
PID
TCCFG
-
REGISTER NAME
Peripheral Identification Register
EDMA3TC Configuration Register
Reserved
Peripheral Information and Electrical Specifications
78
Submit Documentation Feedback