
www.ti.com
P
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
Table 2-4. TERMINAL FUNCTIONS (continued)
TERMINAL NAME
NO
TYPE
INTERNAL
PULLUP/
PULLDOWN
OPER
VOLT
DESCRIPTION
BED10
BED11
BED12
BED13
BED14
BED15
BED16
BED17
BED18
BED19
BED20
BED21
BED22
BED23
BED24
BED25
BED26
BED27
BED28
BED29
BED30
BED31
BEODT0
BEODT1
D6
A3
B3
A4
B4
C5
B16
C16
D16
E16
B17
C17
D17
E17
C18
D18
B19
C19
B20
D19
C20
E19
E13
A14
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
DDR2 Memory Controller External Data (continued)
On-die termination signals to external DDR2 SDRAM. These pins
are reserved for future use and should not be connected to the
DDR2 SDRAM.
Note: There are no on-die termination resistors implemented on
the DM647/DM648DSP die.
DDR2 Memory Controller SDRAM column address strobe
DDR2 Memory Controller SDRAM clock-enable
DDR2 Memory Controller data strobe Gate
BSDCAS
BSDCKE
BSDDQGATE0
BSDDQGATE1
BSDDQGATE2
BSDDQGATE3
BSDDQM0
BSDDQM1
BSDDQM2
BSDDQM3
BSDDQS0P
BSDDQS1P
BSDDQS2P
BSDDQS3P
BSDDQS0N
BSDDQS1N
BSDDQS2N
BSDDQS3N
BSDRAS
BSDWE
D10
B11
D7
B6
E18
A21
B8
D5
E15
B21
A9
A7
A17
A20
A8
A6
A16
A19
E10
D11
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
DDR2 Memory Controller byte-enable controls. Decoded from the
low-order address bits. The number of address bits or byte
enables used depends on the width of external memory. Byte-write
enables for most types of memory. Can be directly connected to
SDRAM read and write mask signal (SDQM).
DDR2 Memory Controller data strobe [3:0]
DDR2 Memory Controller data strobe [3:0] negative
DDR2 Memory Controller SDRAM row address strobe
DDR2 Memory Controller SDRAM write enable
Device Overview
22
Submit Documentation Feedback