![](http://datasheet.mmic.net.cn/370000/TMS320DM647ZUT720_datasheet_16739659/TMS320DM647ZUT720_38.png)
www.ti.com
P
3
Device Configuration
3.1 System Module Registers
3.2 Bootmode Registers
3.2.1
Boot Configuration (BOOTCFG) Register
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
The system module includes status and control registers required for configuration of the device. Brief
descriptions of the various registers are shown in
Table 3-1
. System Module registers required for device
configuration are described in the following sections.
Table 3-1. System Module Register Memory Map
HEX ADDRESS RANGE
0x0204 9000
0x0204 9004
0x0204 9008
0x0204 900C
0x0204 9010
0x0204 9014
0x0204 9018
0x0204 901C
0x0204 9020 -0x0204 9053
0x0204 9054
0x0204 9060 - 0x0204 90A7
0x0204 90A8
0x0204 90AC
0x0204 90B0
0x0204 90B4
0x0204 90B8
0x0204 90BC
0x0204 90C0
0x0204 90C4
0x0204 90C8
0x0204 90CC
0x0204 90D0
0x0204 90D4
REGISTER NAME
PINMUX
DESCRIPTION
Pin multiplexing control 0
Reserved
Boot Address of DSP, decoded by bootloader software for host boots
Boot Complete
Reserved
Device boot configuration
Device ID number. See
Section 6.23
for details.
Bus master priority control See
Section 4
for details
Reserved
Key Register to protect against accidental writes.
Reserved
CFGPLL inputs for SerDes
Configure SGMII0 RX
Configure SGMII0 TX
Configure SGMII1 RX
Configure SGMII1 TX
Reserved
Reserved
MAC Address Read Only Register 0
MAC Address Read Only Register 1
MAC Address Read/Write Register 0
MAC Address Read/Write Register 1
Ethernet Sub System Lock Register
DSPBOOTADDR
BOOTCMPLT
BOOTCFG
JTAGID
PRI_ALLOC
Reserved
KEY_REG
Reserved
CFGPLL
CFGRX0
CFGTX0
CFGRX1
CFGTX1
Reserved
Reserved
MAC_ADDR_R0
MAC_ADDR_R1
MAC_ADDR_RW0
MAC_ADDR_RW0
ESS_LOCK
The BOOTCFG and DSPBOOTADDR registers are described in the following sections. At reset, the status
levels of various pins required for proper boot are stored within these registers.
Configuration pins latched at reset are presented in the BOOTCFG register accessible through the system
module. This is a read-only register. The bits show the true latched value of the corresponding input at
RESET or POR deassertion. This is desirable since the most important use of this MMR is for the user to
debug/view the actual value driven on the pins during device reset.
Device Configuration
38
Submit Documentation Feedback