
www.ti.com
P
6.14 Inter-Integrated Circuit (I2C)
Clock
Prescale
I2CPSC
Peripheral Clock
(DSP/18)
I2CCLKH
Generator
Bit Clock
I2CCLKL
Noise
Filter
SCL
I2CXSR
I2CDXR
Transmit
Transmit
Shift
Transmit
Buffer
I2CDRR
Shift
I2CRSR
Receive
Buffer
Receive
Receive
Filter
SDA
I2C Data
Noise
I2COAR
I2CSAR
Slave
Address
Control
Address
Own
I2CMDR
I2CCNT
Mode
Data
Count
Vector
Interrupt
Interrupt
Status
I2CIVR
I2CSTR
Mask/Status
Interrupt
I2CIMR
Interrupt/DMA
I2C Module
I2C Clock
Shading denotes control/status registers.
I2CEMDR
Extended
Mode
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
The inter-integrated circuit (I2C) module provides an interface between DM647/DM648 and other devices
compliant with Philips Semiconductors Inter-IC bus (I
2
C-bus) specification version 2.1. External
components attached to this 2-wire serial bus can transmit/receive up to 8-bit data to/from the DSP
through the I2C module. The I2C port
does not
support CBUS-compatible devices.
The I2C port supports:
Compatible with Philips I2C Specification Revision 2.1 (January 2000)
Fast Mode up to 400 Kbps (no fail-safe I/O buffers)
Noise Filter to Remove Noise 50 ns or less
Seven- and Ten-Bit Device Addressing Modes
Master (Transmit/Receive) and Slave (Transmit/Receive) Functionality
Events: DMA, Interrupt, or Polling
Slew-Rate Limited Open-Drain Output Buffers
Figure 6-28. I2C Module Block Diagram
For more detailed information on the I2C peripheral, see the
TMS320DM647/DM648 DSP Inter-Integrated
Circuit (I2C) Module User's Guide
(literature number
SPRUEK8
).
Peripheral Information and Electrical Specifications
116
Submit Documentation Feedback