
www.ti.com
P
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
Table 6-14. DM647/DM648 EDMA Channel Controller Registers
(continued)
HEX ADDRESS
0x02A0 1044
0x02A0 1048 - 0x02A0 104C
0x02A0 1050
0x02A0 1054
0x02A0 1058
0x02A0 105C
0x02A0 1060
0x02A0 1064
0x02A0 1068
0x02A0 106C
0x02A0 1070
0x02A0 1074
0x02A0 1078
0x02A0 107C
0x02A0 1080
0x02A0 1084
0x02A0 1088
0x02A0 108C
0x02A0 1090
0x02A0 1094
0x02A0 1098 - 0x02A0 1FFF
0x02A0 2000- 0x02A0 2097
0x02A0 2098 - 0x02A0 21FF
0x02A0 2200 - 0x02A0 2297
0x02A0 2298 - 0x02A0 23FF
0x02A0 2400 - 0x02A0 2497
0x02A0 2498 - 0x02A0 25FF
0x02A0 2600 - 0x02A0 2697
0x02A0 2698 - 0x02A0 27FF
0x02A0 2800 - 0x02A0 2897
0x02A0 2898 - 0x02A0 29FF
0x02A0 2A00 - 0x02A0 2A97
0x02A0 2A98 - 0x02A0 2BFF
0x02A0 2C00 - 0x02A0 2C97
0x02A0 2C98 - 0x02A0 2DFF
0x02A0 2E00 - 0x02A0 2E97
0x02A0 2E98 - 0x02A0 2FFF
ACRONYM
SECRH
REGISTER NAME
Secondary Event Clear Register High
Reserved
Interrupt Enable Register
Interrupt Enable Register High
Interrupt Enable Clear Register
Interrupt Enable Clear Register High
Interrupt Enable Set Register
Interrupt Enable Set Register High
Interrupt Pending Register
Interrupt Pending Register High
Interrupt Clear Register
Interrupt Clear Register High
Interrupt Evaluate Register
Reserved
QDMA Event Register
QDMA Event Enable Register
QDMA Event Enable Clear Register
QDMA Event Enable Set Register
QDMA Secondary Event Register
QDMA Secondary Event Clear Register
Reserved
Shadow Region 0 Channel Registers
Reserved
Shadow Region 1 Channel Registers
Reserved
Shadow Region 2 Channel Registers
Reserved
Shadow Region 3 Channel Registers
Reserved
Shadow Region 4 Channel Registers
Reserved
Shadow Region 5 Channel Registers
Reserved
Shadow Region 6 Channel Registers
Reserved
Shadow Region 7 Channel Registers
Reserved
IER
IERH
IECR
IECRH
IESR
IESRH
IPR
IPRH
ICR
ICRH
IEVAL
-
QER
QEER
QEECR
QEESR
QSER
QSECR
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Table 6-15
shows an abbreviation of the set of registers which make up the parameter set for each of 128
EDMA events. Each of the parameter register sets consist of eight 32-bit word entries.
Table 6-16
shows
the parameter set entry registers with relative memory address locations within each of the parameter
sets.
Peripheral Information and Electrical Specifications
76
Submit Documentation Feedback