參數(shù)資料
型號： TMX320DM647ZUT720
廠商： Texas Instruments, Inc.
英文描述： Digital Media Processor
中文描述： 數(shù)字媒體處理器
文件頁數(shù)： 118/166頁
文件大?。?/td> 1341K
代理商： TMX320DM647ZUT720
www.ti.com
P
6.14.2 I2C Electrical Data/Timing
10
8
4
3
7
12
5
6
14
2
3
13
Stop
Start
Repeated
Start
Stop
SDA
SCL
1
11
9
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
6.14.2.1
Inter-Integrated Circuits (I2C) Timing
Table 6-48. Timing Requirements for I2C Timings
(1)
(see
Figure 6-29
)
-720
-900
NO.
STANDARD
MODE
MIN
10
UNIT
FAST MODE
MAX
MIN
2.5
MAX
1
t
c(SCL)
Cycle time, SCL
Setup time, SCL high before SDA low (for a repeated START
condition)
Hold time, SCL low after SDA low (for a START and a repeated
START condition)
Pulse duration, SCL low
Pulse duration, SCL high
Setup time, SDA valid before SCL high
Hold time, SDA valid after SCL low
Pulse duration, SDA high between STOP and START
conditions
Rise time, SDA
Rise time, SCL
Fall time, SDA
Fall time, SCL
Setup time, SCL high before SDA high (for STOP condition)
Pulse duration, spike (must be suppressed)
Capacitive load for each bus line
μs
2
t
su(SCLH-SDAL)
4.7
0.6
μs
3
t
h(SCLL-SDAL)
4
0.6
μs
4
5
6
7
t
w(SCLL)
t
w(SCLH)
t
su(SDAV-SCLH)
t
h(SDA-SCLL)
4.7
1.3
0.6
μs
μs
ns
μs
4
250
0
(3)
100
(2)
0
(3)
0.9
(4)
8
t
w(SDAH)
4.7
1.3
μs
9
10
11
12
13
14
15
t
r(SDA)
t
r(SCL)
t
f(SDA)
t
f(SCL)
t
su(SCLH-SDAH)
t
w(SP)
C
b(5)
The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered
down.
A Fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement t
≥
250 ns must then be
met. This will be the case automatically if the device does not stretch the LOW period of the SCL signal. If such a device does stretch
the LOW period of the SCL signal, it must output the next data bit to the SDA line t
max + t
su(SDA-SCLH)
= 1000 + 250 = 1250 ns
(according to the Standard-mode I2C-Bus Specification) before the SCL line is released.
A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V
IHmin
of the SCL signal) to bridge the
undefined region of the falling edge of SCL.
The maximum t
has to be met only if the device does not stretch the low period [t
] of the SCL signal.
C
b
= total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.
1000
1000
300
300
20 + 0.1C
b(5)
20 + 0.1C
b(5)
20 + 0.1C
b(5)
20 + 0.1C
b(5)
300
300
300
300
ns
ns
ns
ns
μs
ns
pF
4
0.6
0
50
400
400
(1)
(2)
(3)
(4)
(5)
Figure 6-29. I2C Receive Timings
Peripheral Information and Electrical Specifications
118
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
TMX320DM647ZUT900 Digital Media Processor
TMX320DM648ZUT720 Digital Media Processor
TMX320DM648ZUT900 Digital Media Processor
TMS320LC31PQL DIGITAL SIGNAL PROCESSORS
TMX320C6414TGLZ FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320DM647ZUT900 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Media Processor
TMX320DM648ACUT7 制造商:Texas Instruments 功能描述:- Trays
TMX320DM648ACUT9 制造商:Texas Instruments 功能描述:- Trays
TMX320DM648AZUT7 制造商:Texas Instruments 功能描述:
TMX320DM648CUT7 制造商:Texas Instruments 功能描述:- Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*