參數(shù)資料
型號(hào): TMX320DM647ZUT720
廠商: Texas Instruments, Inc.
英文描述: Digital Media Processor
中文描述: 數(shù)字媒體處理器
文件頁(yè)數(shù): 23/166頁(yè)
文件大?。?/td> 1341K
代理商: TMX320DM647ZUT720
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)
www.ti.com
P
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
Table 2-4. TERMINAL FUNCTIONS (continued)
TERMINAL NAME
NO
TYPE
INTERNAL
PULLUP/
PULLDOWN
OPER
VOLT
DESCRIPTION
CONFIGURATION AND EMIFA
3.3 V
DEVICEENABLE0/AE
A20
F2
I/O/Z
IPD
EMIFA External Address 20 (word address) (O/Z) For proper
device operation, this pin must be externally pulled up with a 1-k
resistor at device reset
EMIFA External Address 22 (word address) (O/Z) EMIFA data bus
width selection pin state captured at the rising edge of RESET.
0 sets EMIFA CS2 to 8 bit data bus width
1 sets EMIFA CS2 to 16 bit data bus width. For details. see
Section 3
.
EMIFA External Address 22 (word address) (O/Z) Enables FAST
BOOT of the device. For details see
Section 3
.
UHPI enable pin. This pin controls the selection (enable/disable) of
the HPI and GPIO[0:7] muxed with PCI. For details see
Section 3
.
EMIFA External Address 16 (word address) (O/Z) HPI peripheral
bus width (HPI_WIDTH) select [Applies only when HPI is enabled;
UHPIEN pin = 1]
EMIFA External Address 15 (word address) (O/Z) For proper
device operation, this pin must be externally pulled up with a 1-k
resistor at device reset
PCI Frequency Selection (PCI66). The PCI peripheral must be
enabled (UHPIEN = 0) to use this function.PCI66_AEA18 selects
the PCI operating frequency of 66 MHz or 33 MHz. PCI operating
frequency is selected at reset via the pullup/pulldown resistor on
the PCI66 pin:AEA18:
0 - PCI operates at 33 MHz (default)
1 - PCI operates at 66 MHz.
0000
Master mode - Emulation Boot
0001
Slave mode - HPI Boot (if UHPIEN = 1)
or PCI Boot (if UHPIEN = 0) without auto-initialization
0010
Slave mode - HPI Boot (if UHPIEN = 1)
or PCI Boot (if UHPIEN = 0) with auto-initialization
0011
Master mode - UART boot without flow control
0100
Master mode - EMIFA CS2 direct/fast boot
0101
Master mode - I2C boot
0110
Master mode - SPI boot
0111
Reserved
1000
Master mode - 3-port Ethernet Subsystem boot through
SGMII0 for DM647 only
Reserved in DM648
1001
Master mode - 3-port Ethernet Subsystem boot through
SGMII0 for DM648 only
Reserved in DM647
1010
Master mode - 3-port Ethernet Subsystem boot through
SGMII1 for DM648 only
Reserved in DM647
1011
Reserved
1100
Reserved
1101
Reserved
1110
Master mode - UART boot with flow control
1111
Reserved
INTER-INTEGRATED CIRCUIT (I2C)
3.3 V
I2C clock. When the I2C module is used, use an external pullup
resistor.
3.3 V
I2C data. When I2C is used, make certain there is an external
pullup resistor.
EMIFAWIDTH/AEA22
G3
I/O/Z
IPD
3.3 V
FASTBOOT/AEA21
G2
I/O/Z
IPD
3.3 V
UHPIEN
H2
I
IPD
3.3 V
HPIWIDTH/AEA16
H3
I/O/Z
IPD
3.3 V
RSVBOOT/AEA15
H6
I/O/Z
IPU
3.3 V
PCI66/AEA18
G5
I/O/Z
IPD
3.3 V
BOOTMODE0/AEA11
BOOTMODE1/AEA12
BOOTMODE2/AEA13
BOOTMODE3/AEA14
F3
F4
F5
G6
I/O/Z
IPD
3.3 V
SCL0
D22
I/O/Z
SDA0
C23
I/O/Z
Submit Documentation Feedback
Device Overview
23
相關(guān)PDF資料
PDF描述
TMX320DM647ZUT900 Digital Media Processor
TMX320DM648ZUT720 Digital Media Processor
TMX320DM648ZUT900 Digital Media Processor
TMS320LC31PQL DIGITAL SIGNAL PROCESSORS
TMX320C6414TGLZ FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320DM647ZUT900 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Media Processor
TMX320DM648ACUT7 制造商:Texas Instruments 功能描述:- Trays
TMX320DM648ACUT9 制造商:Texas Instruments 功能描述:- Trays
TMX320DM648AZUT7 制造商:Texas Instruments 功能描述:
TMX320DM648CUT7 制造商:Texas Instruments 功能描述:- Trays