
www.ti.com
P
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
Table 6-14. DM647/DM648 EDMA Channel Controller Registers
(continued)
HEX ADDRESS
0x02A0 014C
0x02A0 0150
0x02A0 0154
0x02A0 0158
0x02A0 015C
0x02A0 0160
0x02A0 0164
0x02A0 0168
0x02A0 016C
0x02A0 0170
0x02A0 0174
0x02A0 0178
0x02A0 017C
0x02A0 0180
0x02A0 0184
0x02A0 0188
0x02A0 018C
0x02A0 0190
0x02A0 0194
0x02A0 0198
0x02A0 019C
0x02A0 01A0
0x02A0 01A4
0x02A0 01A8
0x02A0 01AC
0x02A0 01B0
0x02A0 01B4
0x02A0 01B8
0x02A0 01BC
0x02A0 01C0
0x02A0 01C4
0x02A0 01C8
0x02A0 01CC
0x02A0 01D0
0x02A0 01D4
0x02A0 01D8
0x02A0 01DC
0x02A0 01E0
0x02A0 01E4
0x02A0 01E8
0x02A0 01EC
0x02A0 01F0
0x02A0 01F4
0x02A0 01F8
0x02A0 01FC
0x02A0 0200
0x02A0 0204
ACRONYM
DCHMAP19
DCHMAP20
DCHMAP21
DCHMAP22
DCHMAP23
DCHMAP24
DCHMAP25
DCHMAP26
DCHMAP27
DCHMAP28
DCHMAP29
DCHMAP30
DCHMAP31
DCHMAP32
DCHMAP33
DCHMAP34
DCHMAP35
DCHMAP36
DCHMAP37
DCHMAP38
DCHMAP39
DCHMAP40
DCHMAP41
DCHMAP42
DCHMAP43
DCHMAP44
DCHMAP45
DCHMAP46
DCHMAP47
DCHMAP48
DCHMAP49
DCHMAP50
DCHMAP51
DCHMAP52
DCHMAP53
DCHMAP54
DCHMAP55
DCHMAP56
DCHMAP57
DCHMAP58
DCHMAP59
DCHMAP60
DCHMAP61
DCHMAP62
DCHMAP63
QCHMAP0
QCHMAP1
REGISTER NAME
DMA Channel 19 Mapping Register
DMA Channel 20 Mapping Register
DMA Channel 21 Mapping Register
DMA Channel 22 Mapping Register
DMA Channel 23 Mapping Register
DMA Channel 24 Mapping Register
DMA Channel 25 Mapping Register
DMA Channel 26 Mapping Register
DMA Channel 27 Mapping Register
DMA Channel 28 Mapping Register
DMA Channel 29 Mapping Register
DMA Channel 30 Mapping Register
DMA Channel 31 Mapping Register
DMA Channel 32 Mapping Register
DMA Channel 33 Mapping Register
DMA Channel 34 Mapping Register
DMA Channel 35 Mapping Register
DMA Channel 36 Mapping Register
DMA Channel 37 Mapping Register
DMA Channel 38 Mapping Register
DMA Channel 39 Mapping Register
DMA Channel 40 Mapping Register
DMA Channel 41 Mapping Register
DMA Channel 42 Mapping Register
DMA Channel 43 Mapping Register
DMA Channel 44 Mapping Register
DMA Channel 45 Mapping Register
DMA Channel 46 Mapping Register
DMA Channel 47 Mapping Register
DMA Channel 48 Mapping Register
DMA Channel 49 Mapping Register
DMA Channel 50 Mapping Register
DMA Channel 51 Mapping Register
DMA Channel 52 Mapping Register
DMA Channel 53 Mapping Register
DMA Channel 54 Mapping Register
DMA Channel 55 Mapping Register
DMA Channel 56 Mapping Register
DMA Channel 57 Mapping Register
DMA Channel 58 Mapping Register
DMA Channel 59 Mapping Register
DMA Channel 60 Mapping Register
DMA Channel 61 Mapping Register
DMA Channel 62 Mapping Register
DMA Channel 63 Mapping Register
QDMA Channel 0 Mapping to PaRAM Register
QDMA Channel 1 Mapping to PaRAM Register
Peripheral Information and Electrical Specifications
72
Submit Documentation Feedback