![](http://datasheet.mmic.net.cn/370000/TMS320DM647ZUT720_datasheet_16739659/TMS320DM647ZUT720_20.png)
www.ti.com
P
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
Table 2-4. TERMINAL FUNCTIONS (continued)
TERMINAL NAME
NO
TYPE
INTERNAL
PULLUP/
PULLDOWN
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPD
IPU
IPD
OPER
VOLT
DESCRIPTION
AD00/HD00
AD01/HD01
AD02/HD02
AD03/HD03
AD04/HD04
AD05/HD05
AD06/HD06
AD07/HD07
AD08/HD08
AD09/HD09
AD10/HD10
AD11/HD11
AD12/HD12
AD13/HD13
AD14/HD14
AD15/HD15
AD16/HD16
AD17/HD17
AD18/HD18
AD19/HD19
AD20/HD20
AD21/HD21
AD22/HD22
AD23/HD23
AD24/HD24
AD25/HD25
AD26/HD26
AD27/HD27
AD28/HD28
AD29/HD29
AD30/HD30
AD31/HD31
PPAR/HAS
PSTOP/HCNTL0
AA22
AB22
AC21
AA23
AC22
AB21
AA21
Y21
AB20
AA20
Y20
Y19
AB18
AA19
AC18
AA18
Y16
AB15
AA15
Y15
W15
V15
AC14
AB14
W14
V14
AC13
AB13
AA13
Y13
W13
V13
W19
Y18
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
Host Port data [15:00] pin or PCI data-address bus [15:00]
[default]
Host Port data [31:16] pin or PCI data-address bus [31:16]
[default]
Host address strobe (I) or PCI parity [default]
Host Control selects between control, address, or data registers (I)
or PCI Stop [default]
Host Control selects between control, address, or data registers (I)
or PCI Device Select [default]
Host chip select (I) or PCI parity error [default]
Host data strobe 1 (I) or PCI system error [default]
PCI command/byte enable 0 or GP[2] [default
PCI command/byte enable 1 or host data strobe 2
PCI command/byte enable 2 or host read or write select (I)
PCI command/byte enable 3 or GPIO[7]
PCI clock (I) [default] or host half-word select - first or second
half-word (not necessarily high or low order) [For HPI16 bus width
selection only] (I)
PCI frame or host interrupt from DSP to host (O/Z)
PDEVSEL/HCNTL1
Y17
I/O/Z
IPD
3.3 V
PPERR/HCS
PSERR/ HDS1
PCBE0/GP04
PCBE1/HDS2
PCBE2/HRW
PCBE3/GP07
PCLK/HHWIL
W17
W18
AC20
AC17
W16
Y14
AC15
I/O/Z
I/O/Z
I/O/Z
I
I/O/Z
I/O/Z
I/O/Z
IPU
IPU
IPU
IPU
IPU
IPU
IPU
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
PFRAME/HINT
AA16
I/O/Z
IPD
3.3 V
Device Overview
20
Submit Documentation Feedback