
Reset Timing
129
April 2003 Revised June 2004
SPRS219D
AECLKOUT2
17
14
1
CLKOUT4
CLKOUT6
RESET
AECLKIN
Boot and Device
Configuration Inputs§
EMIF Z group consists of:
16
15
3
2
10
8
11
9
7
6
13
12
AECLKOUT1
5
4
PCLK
18
Low Group
Z Group
EMIF Z Group
EMIF High Group
EMIF Low Group
AEA[22:3], AED[63:0], ACE[3:0], ABE[7:0], AARE/ASDCAS/ASADS/ASRE,AAWE/ASDWE/ASWE,
and AAOE/ASDRAS/ASOE, ASOE3, ASDCKE, and APDT.
EMIF high group consists of: AHOLDA (when the corresponding HOLD input is high)
EMIF low group consists of:
ABUSREQ; AHOLDA (when the corresponding HOLD input is low)
Low group consists of:
XSP_CS, XSP_CLK/MDCLK, and XSP_DO/MDIO; all of which apply only when PCI EEPROM is enabled
(with PCI_EN = 1). Otherwise, the XSP_CLK/MDCLK and XSP_DO/MDIO pins are in the
Z group. For more details on the PCI configuration pins, see the Device Configurations section of this data sheet.
Z group consists of:
HD[31:0]/AD[31:0] and the muxed EMAC output pins, XSP_CLK/MDCLK, XSP_DO/MDIO, CLKX0,
CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, TOUT0, TOUT1,
GP0[8]/PCI66, GP0[7:0], GP0[10]/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP0[13]/PINTA,
GP0[11]/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP,
HHWIL/PTRDY (16-bit HPI mode only), HRDY/PIRDY, and HINT/PFRAME.
If AEA[22:19], LENDIAN, PCIEEAI, MAC_EN, and HD5/AD5 pins are actively driven, care must be taken to ensure no timing contention between
parameters 6, 7, 14, 15, 16, and 17.
§Boot and Device Configurations Inputs (during reset) include: AEA[22:19],LENDIAN, PCIEEAI, MAC_EN, and HD5/AD5. The LENDIAN and
MAC_EN configuration inputs are muxed with timer output pins and driven low after reset; therefore, it is recommended that external
pullup/pulldown resistors be used to configure these pins during reset and that these pins
not
be driven through external logic. The PCI_EN pin
must
be valid at all times and the user
must not
switch values throughout device operation.
Figure 101. Reset Timing