參數(shù)資料
型號(hào): TMX320C6412GNZ
廠商: Texas Instruments, Inc.
英文描述: Signal Processor
中文描述: 信號(hào)處理器
文件頁數(shù): 122/159頁
文件大?。?/td> 1989K
代理商: TMX320C6412GNZ
Synchronous DRAM Timing
122
April 2003 Revised June 2004
SPRS219D
AECLKOUTx
ACEx
ABE[7:0]
AEA[12:3]
AED[63:0]
AAOE/ASDRAS/ASOE
AARE/ASDCAS/ASADS/
ASRE
AAWE/ASDWE/ASWE
AEA13
AEA[22:14]
BE1
BE2
BE3
BE4
Bank
Column
D1
D2
D3
D4
11
8
9
5
5
5
4
2
11
8
9
4
4
2
1
10
3
4
WRITE
APDT
14
14
AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS,
respectively, during SDRAM accesses.
APDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For APDT write,
data is not driven (in High-Z). The PDTWL field in the PDT control register (PDTCTL) configures the latency of the APDT signal with respect to
the data phase of a write transaction. The latency of the APDT signal for a write transaction can be programmed to 0, 1, 2, or 3 by setting PDTWL
to 00, 01, 10, or 11, respectively. PDTWL equals 00 (zero latency) in Figure 72.
Figure 72. SDRAM Write Command for EMIFA
相關(guān)PDF資料
PDF描述
TMX320VC5421 DIGITAL SIGNAL PROCESSOR
TMX320VC5509AGHH TMS320VC5509A Fixed-Point Digital Signal Processor
TMX470R1A64PN 16/32-Bit RISC Flash Microcontroller
TMXT504 SAW BANDPASS FILTER
TN0104 N-Channel Enhancement-Mode Vertical DMOS FET(擊穿電壓40V,低門限1.6V,N溝道增強(qiáng)型垂直DMOS結(jié)構(gòu)場(chǎng)效應(yīng)管)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320C6412ZDK 制造商:Texas Instruments 功能描述:
TMX320C6413GTS 制造商:Texas Instruments 功能描述:
TMX320C6413GTS400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413GTS500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413GTSA400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors