
Programmable Synchronous Interface Timing
116
April 2003 Revised June 2004
SPRS219D
6
Programmable Synchronous Interface Timing
Table 61. Timing Requirements for Programmable Synchronous Interface Cycles for EMIFA Module
(see Figure 61)
NO.
500
600
UNIT
MIN
MAX
MIN
MAX
6
tsu(EDV-EKOxH)
th(EKOxH-EDV)
Setup time, read AEDx valid before AECLKOUTx high
3.1
2
ns
7
Hold time, read AEDx valid after AECLKOUTx high
1.5
1.5
ns
Table 62. Switching Characteristics Over Recommended Operating Conditions for Programmable
Synchronous Interface Cycles for EMIFA Module
(see Figure 61Figure 63)
NO.
PARAMETER
500
600
UNIT
MIN
MAX
MIN
MAX
1
td(EKOxH-CEV)
td(EKOxH-BEV)
td(EKOxH-BEIV)
td(EKOxH-EAV)
td(EKOxH-EAIV)
td(EKOxH-ADSV)
td(EKOxH-OEV)
td(EKOxH-EDV)
td(EKOxH-EDIV)
td(EKOxH-WEV)
Delay time, AECLKOUTx high to ACEx valid
1.3
6.4
1.3
4.9
ns
2
Delay time, AECLKOUTx high to ABEx valid
6.4
4.9
ns
3
Delay time, AECLKOUTx high to ABEx invalid
1.3
1.3
ns
4
Delay time, AECLKOUTx high to AEAx valid
6.4
4.9
ns
5
Delay time, AECLKOUTx high to AEAx invalid
1.3
1.3
ns
8
Delay time, AECLKOUTx high to ASADS/ASRE valid
1.3
6.4
1.3
4.9
ns
9
Delay time, AECLKOUTx high to ASOE valid
1.3
6.4
1.3
4.9
ns
10
Delay time, AECLKOUTx high to AEDx valid
6.4
4.9
ns
11
Delay time, AECLKOUTx high to AEDx invalid
1.3
1.3
ns
12
Delay time, AECLKOUTx high to ASWE valid
1.3
6.4
1.3
4.9
ns
The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):
Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
ACEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, ACEx goes inactive after the final command has been issued
(CEEXT = 0). For synchronous FIFO interface with glue, ACEx is active when ASOE is active (CEEXT = 1).
Function of ASADS/ASRE (RENEN): For standard SBSRAM or ZBT SRAM interface, ASADS/ASRE acts as ASADS with deselect cycles
(RENEN = 0). For FIFO interface, ASADS/ASRE acts as ASRE with NO deselect cycles (RENEN = 1).
Synchronization clock (SNCCLK): Synchronized to AECLKOUT1 or AECLKOUT2