Advance Information Page 68 of 114 JUNE 2008 REVISION 1.1 8.1 GPIO CONTROL REGISTERS During nor" />
參數(shù)資料
型號: PI7C8154BNAIE
廠商: Pericom
文件頁數(shù): 80/114頁
文件大?。?/td> 0K
描述: IC PCI-PCI BRIDGE ASYNC 304-PBGA
產(chǎn)品變化通告: Product Discontinuation Notice 22/Jan/2010
標準包裝: 27
系列: *
應(yīng)用: *
接口: *
電源電壓: *
封裝/外殼: 304-BBGA
供應(yīng)商設(shè)備封裝: 304-PBGA(31x31)
包裝: 管件
安裝類型: 表面貼裝
PI7C8154B
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 68 of 114
JUNE 2008 REVISION 1.1
8.1
GPIO CONTROL REGISTERS
During normal operation, the following device specific configuration registers control the GPIO
interface:
The GPIO output data register
The GPIO output enable control register
The GPIO input data register
These registers consist of five 4-bit fields:
Write-1-to-set output data field
Write-1-to-clear output data field
Write-1-to-set signal output enable control field
Write-1-to-clear signal output enable control field
Input data field
The bottom four bits of the output enable fields control whether each GPIO signal is input only or
bi-directional. Each signal is controlled independently by a bit in each output enable control field.
If a 1 is written to the write-1-to-set field, the corresponding pin is activated as an output. If a 1 is
written to the write-1-to-clear field, the output driver is tri-stated, and the pin is then input only.
Writing zeroes to these registers has no effect. The reset for these signals is input only.
The input data field is read only and reflects the current value of the GPIO pins. A type 0
configuration read operation to this address is used to obtain the values of these pins. All pins can
be read at any time, whether configured as input only or as bi-directional.
The output data fields also use the write-1-to-set and write-1-to-clear mode. If a 1 is written to the
write-1-to-set field and the pin is enabled as an output, the corresponding GPIO output is driven
HIGH. If a 1 is written to the write-1-to-clear field and the pin is enabled as an output, the
corresponding GPIO output is driven LOW. Writing zeros to these registers has no effect. The
value written to the output register will be driven only when the GPIO signal is configured as bi-
directional. A type 0 configuration write operation is used to program these fields. The rest value
for the output is 0.
8.2
SECONDARY CLOCK CONTROL
The PI7C8154B uses the GPIO pins and the MSK_IN signal to input a 16-bit serial data stream.
This data stream is shifted into the secondary clock control register and is used for selectively
disabling secondary clock outputs.
The serial data stream is shifted in as soon as P_RESET# is detected deasserted and the secondary
reset signal, S_RESET#, is detected asserted. The deassertion of S_RESET# is delayed until the
PI7C8154B completes shifting in the clock mask data, which takes 23 clock cycles. After that, the
GPIO pins can be used as general-purpose I/O pins.
An external shift register should be used to load and shift the data. The GPIO pins are used for shift
register control and serial data input. Table 8-1 shows the operation of the GPIO pins.
相關(guān)PDF資料
PDF描述
PI7C9X110BNBE IC PCIE TO PCI REV BRG 160LFBGA
PI7C9X130DNDE IC PCIE-PCIX BRIDGE 1PORT 256BGA
PI7C9X20303SLCFDE IC PCIE PACKET SWITCH 128LQFP
PI7C9X20303ULAZPE IC PCIE PACKET SWITCH 132TQFN
PI7C9X20404GPBNBE IC PCIE PACKET SWITCH 148LFBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8154EVB 功能描述:界面開發(fā)工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
PI7C8154NA-33 制造商:PERICOM 功能描述:
PI7C81552 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ENHANCED 2-PORT PCI TO PCI BRIDGE INTEL 21152 COMPARISON
PI7C81552A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ENHANCED 2-PORT PCI TO PCI BRIDGE INTEL 21152 COMPARISON
PI7C9X110 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:PCI Express-to-PCI Reversible Bridge