Advance Information Page 42 of 114 JUNE 2008 REVISION 1.1 2-9 shows the response to each type o" />
參數(shù)資料
型號: PI7C8154BNAIE
廠商: Pericom
文件頁數(shù): 52/114頁
文件大?。?/td> 0K
描述: IC PCI-PCI BRIDGE ASYNC 304-PBGA
產(chǎn)品變化通告: Product Discontinuation Notice 22/Jan/2010
標(biāo)準(zhǔn)包裝: 27
系列: *
應(yīng)用: *
接口: *
電源電壓: *
封裝/外殼: 304-BBGA
供應(yīng)商設(shè)備封裝: 304-PBGA(31x31)
包裝: 管件
安裝類型: 表面貼裝
PI7C8154B
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 42 of 114
JUNE 2008 REVISION 1.1
2-9 shows the response to each type of target termination that occurs during a delayed read
transaction.
PI7C8154B repeats a delayed read transaction until one of the following conditions is met:
PI7C8154B completes at least one data transfer.
PI7C8154B receives a master abort.
PI7C8154B receives a target abort.
PI7C8154B makes 224 (default) read attempts resulting in a response of target retry.
Table 2-9 RESPONSE TO DELAYED READ TARGET TERMINATION
Target Termination
Response
Normal
If prefetchable, target disconnect only if initiator requests more data than read
from target. If non-prefetchable, target disconnect on first data phase.
Target Retry
Re-initiate read transaction to target
Target Disconnect
If initiator requests more data than read from target, return target disconnect to
initiator.
Target Abort
Return target abort to initiator. Set received target abort bit in the target
interface status register. Set signaled target abort bit in the initiator interface
status register.
After PI7C8154B makes 224(default) attempts of the same delayed read transaction on the target
bus, PI7C8154B asserts P_SERR# if the primary SERR# enable bit is set (bit 8 of command
register for secondary bus) and the delayed-write-non-delivery bit is not set. The delayed-write-
non-delivery bit is bit 5 of P_SERR# event disable register (offset 64h). PI7C8154B will report
system error. See Section 5.4 for a description of system error conditions.
2.11.4
TARGET TERMINATION INITIATED BY PI7C8154B
PI7C8154B can return a target retry, target disconnect, or target abort to an initiator for reasons
other than detection of that condition at the target interface.
2.11.4.1
TARGET RETRY
PI7C8154B returns a target retry to the initiator when it cannot accept write data or return read data
as a result of internal conditions. PI7C8154B returns a target retry to an initiator when any of the
following conditions is met:
FOR DELAYED WRITE TRANSACTIONS:
The transaction is being entered into the delayed transaction queue.
Transaction has already been entered into delayed transaction queue, but target response has
not yet been received.
Target response has been received but has not progressed to the head of the return queue.
The delayed transaction queue is full, and the transaction cannot be queued.
A transaction with the same address and command has been queued.
A locked sequence is being propagated across PI7C8154B, and the write transaction is not a
locked transaction.
The target bus is locked and the write transaction is a locked transaction.
Use more than 16 clocks to accept this transaction.
相關(guān)PDF資料
PDF描述
PI7C9X110BNBE IC PCIE TO PCI REV BRG 160LFBGA
PI7C9X130DNDE IC PCIE-PCIX BRIDGE 1PORT 256BGA
PI7C9X20303SLCFDE IC PCIE PACKET SWITCH 128LQFP
PI7C9X20303ULAZPE IC PCIE PACKET SWITCH 132TQFN
PI7C9X20404GPBNBE IC PCIE PACKET SWITCH 148LFBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8154EVB 功能描述:界面開發(fā)工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
PI7C8154NA-33 制造商:PERICOM 功能描述:
PI7C81552 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ENHANCED 2-PORT PCI TO PCI BRIDGE INTEL 21152 COMPARISON
PI7C81552A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ENHANCED 2-PORT PCI TO PCI BRIDGE INTEL 21152 COMPARISON
PI7C9X110 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:PCI Express-to-PCI Reversible Bridge