Advance Information Page 8 of 112 DEC 2009 REVISION 1.02 14.1.28 INTERRUPT PIN REGIST" />
參數(shù)資料
型號： PI7C8154ANAE
廠商： Pericom
文件頁數(shù)： 93/114頁
文件大小： 0K
描述： IC PCI-PCI BRIDGE ASYNC 304-PBGA
標準包裝： 27
系列： *
應用： *
接口： *
電源電壓： *
封裝/外殼： 304-BBGA
供應商設備封裝： 304-PBGA（31x31）
包裝： 管件
安裝類型： 表面貼裝
PI7C8154A
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 8 of 112
DEC 2009 REVISION 1.02
14.1.28
INTERRUPT PIN REGISTER – OFFSET 3Ch .........................................................................84
14.1.29
BRIDGE CONTROL REGISTER – OFFSET 3Ch ....................................................................84
14.1.30
DIAGNOSTIC / CHIP CONTROL REGISTER – OFFSET 40h................................................86
14.1.31
ARBITER CONTROL REGISTER – OFFSET 40h....................................................................86
14.1.32
EXTENDED CHIP CONTROL REGISTER – OFFSET 48h.....................................................87
14.1.33
UPSTREAM MEMORY CONTROL REGISTER – OFFSET 48h..............................................88
14.1.34
SECONDARY BUS ARBITER PREEMPTION CONTROL REGISTER – OFFSET 4Ch..........88
14.1.35
HOT SWAP SWITCH TIME SLOT REGISTER – OFFSET 4Ch...............................................88
14.1.36
EEPROM AUTOLOAD CONTROL / STATUS REGISTER – OFFSET 50h .............................89
14.1.37
EEPROM ADDRESS / CONTROL REGISTER – OFFSET 54h ...............................................89
14.1.38
EEPROM DATA REGISTER – OFFSET 54h ...........................................................................89
14.1.39
UPSTREAM (S TO P) MEMORY BASE ADDRESS REGISTER – OFFSET 58h .....................90
14.1.40
UPSTREAM (S TO P) MEMORY LIMIT ADDRESS REGISTER – OFFSET 58h ....................90
14.1.41
UPSTREAM (S TO P) MEMORY BASE ADDRESS UPPER 32-BIT REGISTER – OFFSET
5Ch
90
14.1.42
UPSTREAM (S TO P) MEMORY LIMIT ADDRESS UPPER 32-BIT REGISTER – OFFSET
60h
90
14.1.43
P_SERR# EVENT DISABLE REGISTER – OFFSET 64h.........................................................90
14.1.44
GPIO DATA AND CONTROL REGISTER – OFFSET 64h ......................................................92
14.1.45
SECONDARY CLOCK CONTROL REGISTER – OFFSET 68h...............................................92
14.1.46
P_SERR# STATUS REGISTER – OFFSET 68h ........................................................................94
14.1.47
PORT OPTION REGISTER – OFFSET 74h .............................................................................94
14.1.48
SECONDARY MASTER TIMEOUT COUNTER REGISTER – OFFSET 80h...........................96
14.1.49
PRIMARY MASTER TIMEOUT COUNTER REGISTER – OFFSET 80h.................................96
14.1.50
CAPABILITY ID REGISTER – OFFSET B0h ...........................................................................96
14.1.51
NEXT POINTER REGISTER – OFFSET B0h...........................................................................96
14.1.52
SLOT NUMBER REGISTER – OFFSET B0h ...........................................................................96
14.1.53
CHASSIS NUMBER REGISTER – OFFSET B0h .....................................................................97
14.1.54
CAPABILITY ID REGISTER – OFFSET DCh..........................................................................97
14.1.55
NEXT ITEM POINTER REGISTER – OFFSET DCh ...............................................................97
14.1.56
POWER MANAGEMENT CAPABILITIES REGISTER – OFFSET DCh .................................97
14.1.57
POWER MANAGEMENT DATA REGISTER – OFFSET E0h..................................................97
14.1.58
PPB SUPPORT EXTENSIONS REGISTER – OFFSET E0h ....................................................98
14.1.59
DATA REGISTER – OFFSET E0h............................................................................................98
14.1.60
CAPABILITY ID REGISTER – OFFSET E4h ...........................................................................98
14.1.61
NEXT POINTER REGISTER – OFFSET E4h...........................................................................98
14.1.62
HOT SWAP CONTROL AND STATUS REGISTER – OFFSET E4h ........................................98
14.1.63
CAPABILITY ID REGISTER – OFFSET E8h ...........................................................................99
14.1.64
NEXT POINTER REGISTER – OFFSET E8h...........................................................................99
14.1.65
VPD REGISTER – OFFSET E8h ..............................................................................................99
14.1.66
VPD DATA REGISTER – OFFSET ECh ..................................................................................99
15
BRIDGE BEHAVIOR .............................................................................................................................100
15.1
BRIDGE ACTIONS FOR VARIOUS CYCLE TYPES...................................................................100
15.2
ABNORMAL TERMINATION (INITIATED BY BRIDGE MASTER) ........................................100
15.2.1
MASTER ABORT ....................................................................................................................100
15.2.2
PARITY AND ERROR REPORTING ......................................................................................100
15.2.3
REPORTING PARITY ERRORS .............................................................................................101
15.2.4
SECONDARY IDSEL MAPPING............................................................................................101
16
IEEE 1149.1 COMPATIBLE JTAG CONTROLLER .........................................................................101
16.1
BOUNDARY SCAN ARCHITECTURE.........................................................................................101
16.1.1
TAP PINS ................................................................................................................................102
16.1.2
INSTRUCTION REGISTER ....................................................................................................102
相關PDF資料
PDF描述
PI7C8154BNAIE IC PCI-PCI BRIDGE ASYNC 304-PBGA
PI7C9X110BNBE IC PCIE TO PCI REV BRG 160LFBGA
PI7C9X130DNDE IC PCIE-PCIX BRIDGE 1PORT 256BGA
PI7C9X20303SLCFDE IC PCIE PACKET SWITCH 128LQFP
PI7C9X20303ULAZPE IC PCIE PACKET SWITCH 132TQFN
相關代理商/技術參數(shù)
參數(shù)描述
PI7C8154ANAE-33 功能描述:外圍驅動器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8154B 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2 PORT 64 BIT 66MHZ PCI TO PCI BRIDGE
PI7C8154BNA 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C8154BNAE 功能描述:外圍驅動器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8154BNAE-80 功能描述:外圍驅動器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*