Advance Information Page 24 of 112 DEC 2009 REVISION 1.02 2.2 SINGLE ADDRESS PHASE A 32-bit add" />
參數(shù)資料
型號: PI7C8154ANAE
廠商: Pericom
文件頁數(shù): 32/114頁
文件大?。?/td> 0K
描述: IC PCI-PCI BRIDGE ASYNC 304-PBGA
標(biāo)準(zhǔn)包裝: 27
系列: *
應(yīng)用: *
接口: *
電源電壓: *
封裝/外殼: 304-BBGA
供應(yīng)商設(shè)備封裝: 304-PBGA(31x31)
包裝: 管件
安裝類型: 表面貼裝
PI7C8154A
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 24 of 112
DEC 2009 REVISION 1.02
2.2
SINGLE ADDRESS PHASE
A 32-bit address uses a single address phase. This address is driven on P_AD[31:0], and the bus
command is driven on P_CBE[3:0]. PI7C8154A supports the linear increment address mode only,
which is indicated when the lowest two address bits are equal to zero. If either of the lowest two
address bits is nonzero, PI7C8154A automatically disconnects the transaction after the first data
transfer.
2.3
DUAL ADDRESS PHASE
A 64-bit address uses two address phases. The first address phase is denoted by the asserting edge
of FRAME#. The second address phase always follows on the next clock cycle.
For a 32-bit interface, the first address phase contains dual address command code on the CBE[3:0]
lines, and the low 32 address bits on the AD[31:0] lines. The second address phase consists of the
specific memory transaction command code on the CBE[3:0] lines, and the high 32 address bits on
the AD[31:0] lines. In this way, 64-bit addressing can be supported on 32-bit PCI buses.
The PCI-to-PCI Bridge Architecture Specification supports the use of dual address transactions in
the prefetchable memory range only. See Section 3.3.3 for a discussion of prefetchable address
space. The PI7C8154A supports dual address transactions in both the upstream and the downstream
direction. The PI7C8154A supports a programmable 64-bit address range in prefetchable memory
for downstream forwarding of dual address transactions. Dual address transactions falling outside
the prefetchable address range are forwarded upstream, but not downstream. Prefetching and
posting are performed in a manner consistent with the guidelines given in this document for each
type of memory transaction in prefetchable memory space.
2.4
DEVICE SELECT (DEVSEL#) GENERATION
PI7C8154A always performs positive address decoding (medium decode) when accepting
transactions on either the primary or secondary buses. PI7C8154A never does subtractive decode.
2.5
DATA PHASE
The address phase of a PCI transaction is followed by one or more data phases. A data phase is
completed when IRDY# and either TRDY# or STOP# are asserted. A transfer of data occurs only
when both IRDY# and TRDY# are asserted during the same PCI clock cycle. The last data phase of
a transaction is indicated when FRAME# is de-asserted and both TRDY# and IRDY# are asserted,
or when IRDY# and STOP# are asserted. See Section 2.11 for further discussion of transaction
termination.
Depending on the command type, PI7C8154A can support multiple data phase PCI transactions.
For detailed descriptions of how PI7C8154A imposes disconnect boundaries, see Section 2.6.4 for
write address boundaries and Section 2.7.3 read address boundaries.
相關(guān)PDF資料
PDF描述
PI7C8154BNAIE IC PCI-PCI BRIDGE ASYNC 304-PBGA
PI7C9X110BNBE IC PCIE TO PCI REV BRG 160LFBGA
PI7C9X130DNDE IC PCIE-PCIX BRIDGE 1PORT 256BGA
PI7C9X20303SLCFDE IC PCIE PACKET SWITCH 128LQFP
PI7C9X20303ULAZPE IC PCIE PACKET SWITCH 132TQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8154ANAE-33 功能描述:外圍驅(qū)動器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8154B 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2 PORT 64 BIT 66MHZ PCI TO PCI BRIDGE
PI7C8154BNA 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C8154BNAE 功能描述:外圍驅(qū)動器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8154BNAE-80 功能描述:外圍驅(qū)動器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray