Advance Information Page 5 of 112 DEC 2009 REVISION 1.02 TABLE OF CONTENTS APP" />
參數(shù)資料
型號(hào)： PI7C8154ANAE
廠商： Pericom
文件頁(yè)數(shù)： 60/114頁(yè)
文件大小： 0K
描述： IC PCI-PCI BRIDGE ASYNC 304-PBGA
標(biāo)準(zhǔn)包裝： 27
系列： *
應(yīng)用： *
接口： *
電源電壓： *
封裝/外殼： 304-BBGA
供應(yīng)商設(shè)備封裝： 304-PBGA（31x31）
包裝： 管件
安裝類(lèi)型： 表面貼裝
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
PI7C8154A
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 5 of 112
DEC 2009 REVISION 1.02
TABLE OF CONTENTS
APPENDIX.................................................................................................ERROR! BOOKMARK NOT DEFINED.
LIST OF TABLES............................................................................................................................................10
LIST OF FIGURES ..........................................................................................................................................10
INTRODUCTION ............................................................................................................................................11
1
SIGNAL DEFINITIONS....................................................................................................................12
1.1
SIGNAL TYPES ................................................................................................................................12
1.2
SIGNALS ...........................................................................................................................................12
1.2.1
PRIMARY BUS INTERFACE SIGNALS.........................................................................................12
1.2.2
PRIMARY BUS INTERFACE SIGNALS – 64-BIT EXTENSION..................................................14
1.2.3
SECONDARY BUS INTERFACE SIGNALS ..................................................................................15
1.2.4
SECONDARY BUS INTERFACE SIGNALS – 64-EXTENSTION.................................................17
1.2.5
CLOCK SIGNALS.............................................................................................................................17
1.2.6
MISCELLANEOUS SIGNALS .........................................................................................................18
1.2.7
GENERAL PURPOSE I/O INTERFACE SIGNALS ........................................................................19
1.2.8
JTAG BOUNDARY SCAN SIGNALS..............................................................................................19
1.2.9
POWER AND GROUND...................................................................................................................19
1.3
PIN LIST ............................................................................................................................................20
2
SIGNAL DEFINITIONS....................................................................................................................23
2.1
TYPES OF TRANSACTIONS...........................................................................................................23
2.2
SINGLE ADDRESS PHASE .............................................................................................................24
2.3
DUAL ADDRESS PHASE ................................................................................................................24
2.4
DEVICE SELECT (DEVSEL#) GENERATION...............................................................................24
2.5
DATA PHASE ...................................................................................................................................24
2.6
WRITE TRANSACTIONS ................................................................................................................25
2.6.1
MEMORY WRITE TRANSACTIONS .............................................................................................25
2.6.2
MEMORY WRITE AND INVALIDATE..........................................................................................26
2.6.3
DELAYED WRITE TRANSACTIONS ............................................................................................26
2.6.4
WRITE TRANSACTION ADDRESS BOUNDARIES......................................................................27
2.6.5
BUFFERING MULTIPLE WRITE TRANSACTIONS ....................................................................27
2.6.6
FAST BACK-TO-BACK TRANSACTIONS ....................................................................................28
2.7
READ TRANSACTIONS ..................................................................................................................28
2.7.1
PREFETCHABLE READ TRANSACTIONS ..................................................................................28
2.7.2
NON-PREFETCHABLE READ TRANSACTIONS.........................................................................28
2.7.3
READ PREFETCH ADDRESS BOUNDARIES .............................................................................29
2.7.4
DELAYED READ REQUESTS.......................................................................................................29
2.7.5
DELAYED READ COMPLETION ON TARGET BUS ..................................................................30
2.7.6
DELAYED READ COMPLETION ON INITIATOR BUS ..............................................................30
2.7.7
FAST BACK-TO-BACK TRANSACTIONS ....................................................................................31
2.8
CONFIGURATION TRANSACTIONS ............................................................................................31
2.8.1
TYPE 0 ACCESS TO PI7C8154A ..................................................................................................32
2.8.2
TYPE 1 TO TYPE 0 CONFIGURATION .......................................................................................32
2.8.3
TYPE 1 TO TYPE 1 FORWARDING .............................................................................................33
2.8.4
SPECIAL CYCLES.........................................................................................................................34
2.9
64-BIT OPERATION.........................................................................................................................35
2.9.1
64-BIT AND 32-BIT TRANSACTIONS INITIATED BY PI7C8154A .............................................35
2.9.2
64-BIT TRANSACTIONS – ADDRESS PHASE .............................................................................35
2.9.3
64-BIT TRANSACTIONS – DATA PHASE ....................................................................................35
2.9.4
64-BIT TRANSACTIONS – RECEIVED BY PI7C8154A ...............................................................36
2.9.5
64-BIT TRANSACTIONS – SUPPORT DURING RESET..............................................................36
2.10
TRANSACTION FLOW THROUGH ...............................................................................................37
相關(guān)PDF資料
PDF描述
PI7C8154BNAIE IC PCI-PCI BRIDGE ASYNC 304-PBGA
PI7C9X110BNBE IC PCIE TO PCI REV BRG 160LFBGA
PI7C9X130DNDE IC PCIE-PCIX BRIDGE 1PORT 256BGA
PI7C9X20303SLCFDE IC PCIE PACKET SWITCH 128LQFP
PI7C9X20303ULAZPE IC PCIE PACKET SWITCH 132TQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8154ANAE-33 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8154B 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:2 PORT 64 BIT 66MHZ PCI TO PCI BRIDGE
PI7C8154BNA 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C8154BNAE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8154BNAE-80 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*