Advance Information Page 53 of 114 DEC 2009 REVISION 1.02 The device signaling the interrupt pe" />
參數資料
型號: PI7C8154ANAE
廠商: Pericom
文件頁數: 64/114頁
文件大小: 0K
描述: IC PCI-PCI BRIDGE ASYNC 304-PBGA
標準包裝: 27
系列: *
應用: *
接口: *
電源電壓: *
封裝/外殼: 304-BBGA
供應商設備封裝: 304-PBGA(31x31)
包裝: 管件
安裝類型: 表面貼裝
PI7C8154A
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 53 of 114
DEC 2009 REVISION 1.02
The device signaling the interrupt performs a read of the data just written (software).
The device driver performs a read operation to any register in the interrupting device before
accessing data written by the device (software).
System hardware guarantees that write buffers are flushed before interrupts are forwarded.
PI7C8154A does not have a hardware mechanism to guarantee data synchronization for posted
write transactions. Therefore, all posted write transactions must be followed by a read operation,
either from the device to the location just written (or some other location along the same path), or
from the device driver to one of the device registers.
5
ERROR HANDLING
PI7C8154A checks, forwards, and generates parity on both the primary and secondary interfaces.
To maintain transparency, PI7C8154A always tries to forward the existing parity condition on one
bus to the other bus, along with address and data. PI7C8154A always attempts to be transparent
when reporting errors, but this is not always possible, given the presence of posted data and
delayed transactions.
To support error reporting on the PCI bus, PI7C8154A implements the following:
PERR# and SERR# signals on both the primary and secondary interfaces
Primary status and secondary status registers
The device-specific P_SERR# event disable register
This chapter provides detailed information about how PI7C8154A handles errors. It also describes
error status reporting and error operation disabling.
5.1
ADDRESS PARITY ERRORS
PI7C8154A checks address parity for all transactions on both buses, for all address and all bus
commands. When PI7C8154A detects an address parity error on the primary interface, the
following events occur:
If the parity error response bit is set in the command register, PI7C8154A does not claim the
transaction with P_DEVSEL#; this may allow the transaction to terminate in a master abort. If
parity error response bit is not set, PI7C8154A proceeds normally and accepts the transaction
if it is directed to or across PI7C8154A.
PI7C8154A sets the detected parity error bit in the status register.
PI7C8154A asserts P_SERR# and sets signaled system error bit in the status register, if both
the following conditions are met:
The SERR# enable bit is set in the command register
The parity error response bit is set in the command register
When PI7C8154A detects an address parity error on the secondary interface, the following events
occur:
If the parity error response bit is set in the bridge control register, PI7C8154A does not claim
the transaction with S_DEVSEL#; this may allow the transaction to terminate in a master
相關PDF資料
PDF描述
PI7C8154BNAIE IC PCI-PCI BRIDGE ASYNC 304-PBGA
PI7C9X110BNBE IC PCIE TO PCI REV BRG 160LFBGA
PI7C9X130DNDE IC PCIE-PCIX BRIDGE 1PORT 256BGA
PI7C9X20303SLCFDE IC PCIE PACKET SWITCH 128LQFP
PI7C9X20303ULAZPE IC PCIE PACKET SWITCH 132TQFN
相關代理商/技術參數
參數描述
PI7C8154ANAE-33 功能描述:外圍驅動器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8154B 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2 PORT 64 BIT 66MHZ PCI TO PCI BRIDGE
PI7C8154BNA 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C8154BNAE 功能描述:外圍驅動器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8154BNAE-80 功能描述:外圍驅動器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray