- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1961 > PI7C8154ANAE (Pericom)IC PCI-PCI BRIDGE ASYNC 304-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C8154ANAE |
| 廠(chǎng)商： | Pericom |
| 文件頁(yè)數(shù)： | 45/114頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| 標(biāo)準(zhǔn)包裝： | 27 |
| 系列： | * |
| 應(yīng)用： | * |
| 接口： | * |
| 電源電壓： | * |
| 封裝/外殼： | 304-BBGA |
| 供應(yīng)商設(shè)備封裝： | 304-PBGA（31x31） |
| 包裝： | 管件 |
| 安裝類(lèi)型： | 表面貼裝 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
PI7C8154A
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 36 of 112
DEC 2009 REVISION 1.02
The high 32 bits of data on AD[63:32]
The high 4 bits on CBE[7:4]
Every data phase will consist of 64 bits and 8 byte enable bits when PI7C8154A detects ACK64##
asserted by the target at the same time it detects DEVSEL#.
For write transactions, PI7C8154A redirects the write data that it has on the AD[63:32] bus to
AD[31:0] during the second data phase if it does not detect ACK64# asserted at the same time that
it detects DEVSEL# asserted. Also, the CBE[7:4] is redirected to CBE[3:0] during the second data
phase.
For 64-bit memory write transactions that end at an odd DWORD boundary, PI7C8154A drives the
byte enable bits to 1 during the last data phase. AD[63:32] are then unpredictable but are driven to
a valid logic level.
For read transactions, PI7C8154A drives 8 bits of byte enables on CBE[7:0] when it has asserted
REQ64#. CBE[7:0] is always 0 because the only read transactions that use the 64-bit extension are
prefetchable memory reads. No special redirection is needed based on the target’s assertion or lack
of assertion of ACK64#. When the target asserts ACK64# at the same time that it asserts
DEVSEL#, all read data transfers consist of 64 bits and the target asserts PAR64, which covers
AD[63:32] and CBE[7:4]. All data phase consist of 32-bit transactions when the target does not
assert ACK64# and asserts DEVSEL#.
2.9.4
64-BIT TRANSACTIONS – RECEIVED BY PI7C8154A
PI7C8154A does one of 2 things when it is the target of a transaction and REQ64# is asserted.
PI7C8154A either asserts ACK64# at the same time it asserts DEVSEL# to indicate its ability to
perform 64-bit data transfers, or it does not use the 64-bit extension as a target and does not assert
ACK64#. PI7C8154A does not assert ACK64# under any of the following conditions:
REQ64# was not asserted by the initiator
PI7C8154A is responding to a non-prefetchable memory read transaction
PI7C8154A is responding to an I/O transaction
PI7C8154A is responding to a configuration transaction
Only 1 DWORD of data was read from the target
If PI7C8154A is the target of a 64-bit memory write transaction, it is able to accept 64 bits of data
during each data phase. If PI7C8154A is the target of a memory read transaction, it delivers 64 bits
of read data during each data phase and drives PAR64 corresponding to AD[63:32] and CBE[7:4]
for each data phase. If an odd number of DWORDS is read from the target and PI7C8154A has
asserted ACK64# when returning read data to the initiator, PI7C8154A disconnects before the last
DWORD is returned. PI7C8154A may have read an odd number of DWORD’s because of either a
target disconnect or a master latency timer expiration during 32-bit data transfers on the opposite
interface.
2.9.5
64-BIT TRANSACTIONS – SUPPORT DURING RESET
PI7C8154A checks P_REQ64# while P_RESET# is asserted to determine whether the 64-bit
extensions are connected. If P_REQ64# is HIGH, PI7C8154A knows that the 64-bit extension
signals are not connected so it always drives the 64-bit extension outputs to have valid logic levels
on the inputs. PI7C8154A will then treat all transactions on the primary as 32-bit. If P_REQ64# is
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C8154BNAIE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| PI7C9X110BNBE | IC PCIE TO PCI REV BRG 160LFBGA |
| PI7C9X130DNDE | IC PCIE-PCIX BRIDGE 1PORT 256BGA |
| PI7C9X20303SLCFDE | IC PCIE PACKET SWITCH 128LQFP |
| PI7C9X20303ULAZPE | IC PCIE PACKET SWITCH 132TQFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C8154ANAE-33 | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8154B | 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:2 PORT 64 BIT 66MHZ PCI TO PCI BRIDGE |
| PI7C8154BNA | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI7C8154BNAE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8154BNAE-80 | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。