參數(shù)資料
型號(hào)： CD1283
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface
中文描述： 符合IEEE 1284兼容并行接口
文件頁(yè)數(shù)： 72/94頁(yè)
文件大?。?/td> 1237K
代理商： CD1283
CD1283
—
IEEE 1284-Compatible Parallel Interface
72
Datasheet
This register controls the overall configuration of the parallel port, each of which is described in
IEEE 1284 format below.
7.4.11
Special Command Register
Bit
Description
7:5
Mode Control:
These three bits control the type of transfer desired and whether or not it is enabled to do so.
The ManMd bit selects Manual mode, which allows the user direct control over all parallel data and parallel
port control signals. MMDir controls the direction of the MDR (Manual Data register) and ManOE is the output
enable when MMDir
=
1 (output mode).
E1284 allows the parallel port to engage in IEEE 1284 negotiations. ETxfr enables data transfers. ETxfr
enable is only used for data transfers. EPP address read and write functions do not require that the ETxfr bit
be set
.
4
Ig_SEL:
This bit prevents the CD1284 from considering the state of the nSLCTIN input when deciding
whether or not to accept Compatibility mode forward data transfers.
When Ig_SEL is reset, nSLCTIN must be active (low) to receive data on the parallel port in response to an
nStrobe input. If Ig_SEL is set, nSLCTIN is not considered and data is accepted regardless of its state. The
Ig_SEL bit should be set/reset together with the E1284 bit.
3:2
Host Timer Test Control:
These two bits control the clock rate of the host timeout timer and are intended
primarily for manufacturing test purposes. As such, normal user-level programming should leave these bits
cleared (
‘
0
’
). When these bits are set to
‘
1
’
, the timer is completely disabled, this is useful for factory debug
purposes.
1:0
Manual Mode Control:
These two bits provide direction and output enable manual control over the parallel
port.
ManMd
E1284
Etxfr
Mode
0
0
0
Compatibility mode; transfers disabled.
0
0
1
Compatibility mode; transfers enabled.
0
1
0
IEEE 1284 negotiation; transfers disabled.
0
1
1
IEEE 1284 negotiation; transfers enabled.
1
X
X
Manual mode.
MMDir
ManOE
Mode
0
0
Reverse direction.
0
1
Reverse direction.
1
0
Forward direction disabled.
1
1
Forward direction enabled.
Register Name: SCR
Register Description: Special Command
Access: R/W
8-Bit Hex Address: 2A
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
0
0
TestMux
ClrPs
SetPs
EPIrq
RevRq
相關(guān)PDF資料
PDF描述
CD1284 IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD1284 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*