- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1283 (Intel Corp.) IEEE 1284-Compatible Parallel Interface PDF資料下載
參數(shù)資料
| 型號： | CD1283 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface |
| 中文描述： | 符合IEEE 1284兼容并行接口 |
| 文件頁數(shù)： | 56/94頁 |
| 文件大?。?/td> | 1237K |
| 代理商： | CD1283 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
CD1283
—
IEEE 1284-Compatible Parallel Interface
56
Datasheet
7.2
Virtual Registers
The CD1283 has two operational contexts: a normal context that allows host access to most
registers and any channel, and a service-acknowledge context, allowing host access to some
registers specific to the channel requesting service. This special set of registers is called
‘
virtual
’
because they are only available to host access and are valid during this service-acknowledge
context; at all other times, their contents will be undefined and must
not
be written to by host
software.
The use of Virtual registers and context switching allows the CD1283 to maintain all channel-
specific information. The host need not make any changes to chip registers to access the registers
pertinent to the parallel channel.
The service-acknowledge context is entered in one of two ways: either through activation of the
SVCACKP* input pin (hardware activated), or through host software when the contents of any one
of PIR is copied into the AER by host software during a Poll-mode Acknowledge cycle (software-
activated). See
Chapter 5.0
for a discussion of the differences between these two modes.
7.2.1
End-of-Service Request Register
The EOSRR is a
‘
dummy
’
location and is used to signal the end of a hardware-activated service-
acknowledge procedure, invoked by the activation of SVCACKP*. The data pattern written is a
‘
don
’
t care
’
value. Writing this location causes the CD1283 to perform its internal switch out of the
service-acknowledge context. This register is used only during a hardware-activated service
acknowledge and must not be written during Poll-mode operation.
7.2.2
Parallel Interrupt Vector Register
The value in this register is placed on the data bus, DB[7:0], when SVCACKP* is activated in
response to an active SVCREQP*. See
Section 7.3.5 on page 60
for more details on the LIVR.
Register Name: EOSRR
Register Description: End-of-Service Request
Access: Write only
8-Bit Hex Address: 60
Default Value: XX
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
X
X
X
X
X
X
X
X
Register Name: PIVR
Register Description: Parallel Interrupt Vector
Access: Read only
8-Bit Hex Address: 40
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
User-Defined
–
Upper 5 Bits of LIVR
IT2
IT1
IT0
Table 10. PIVR[2:0] Encoding
IT2
IT1
IT0
Description
0
0
0
No active interrupt.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD1284 | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1284 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。