參數(shù)資料
型號: CD1283
廠商: Intel Corp.
英文描述: IEEE 1284-Compatible Parallel Interface
中文描述: 符合IEEE 1284兼容并行接口
文件頁數(shù): 71/94頁
文件大小: 1237K
代理商: CD1283
IEEE 1284-Compatible Parallel Interface
CD1283
Datasheet
71
7.4.8
Parallel Channel Interrupt Enable Register
7.4.9
Parallel Channel Interrupt Status Register
The PCIER and PCISR provide control and status of interrupts generated by the parallel channel
control state machine. They have the same bit definitions. Each bit in the PCIER enables the
interrupt of the same type in the PCISR. A write of any value to the PCISR in response to an
interrupt request, causes it to clear and the interrupt request to be removed.
7.4.10
Parallel Configuration Register
Register Name: PCIER
Register Description: Parallel Channel Interrupt Enable
Access: R/W
8-Bit Hex Address: 22
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
TimEn
NegCh
SigCh
EPPAW
DirCh
IDReq
nINIT
Register Name: PCISR
Register Description: Parallel Channel Interrupt Status
Access: R/W
8-Bit Hex Address: 23
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
TimOvr
NegCh
SigCh
EPPAW
DirCh
IDReq
nINIT
Bit
Description
7
Reserved:
This read-only bit is always
0
.
6
TimEn/TimOvr:
Used for factory test purposes only.
5
NegCh:
The state of this bit indicates that a change occurred in the negotiation status of the port. The NSR
indicates the new status of the parallel port.
4
SigCh:
This bit instructs the parallel port to generate an interrupt when any of the signals specified by the
ZDR or ODR change state as programmed.
3
EPPAW:
The state of this bit indicates that the remote master has written an EPP address to the CD1283.
The new EPP address value is placed in the EAR.
2
DirCh:
This bit indicates that the host-side parallel port changed the direction of the interface. Generally, this
is in response to a request made by the CD1283 through the RevRq bit in the SCR (bit 0). DirCh indicates that
the direction was reversed through the defined protocol and the CD1283 can now send data to the master.
This bit is only valid in ECP and EPP (bidirectional) modes.
1
IDReq:
The state of this bit indicates that the host has requested that the CD1283 send its ID data string. The
peripheral host should send the appropriate ID string (this is application-dependent).
0
nINIT:
This interrupt is generated when an nINIT pulse is received in Compatibility mode. The interrupt occurs
on the leading edge of the nINIT pulse.
Register Name: PCR
Register Description: Parallel Configuration
Access: R/W
8-Bit Hex Address: 20
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
ManMd
E1284
ETxfr
Ig_SEL
HTmrTst[1]
HTmrTst[0]
MMDir
ManOE
相關PDF資料
PDF描述
CD1284 IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
相關代理商/技術參數(shù)
參數(shù)描述
CD1284 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10