- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1283 (Intel Corp.) IEEE 1284-Compatible Parallel Interface PDF資料下載
參數(shù)資料
| 型號： | CD1283 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface |
| 中文描述： | 符合IEEE 1284兼容并行接口 |
| 文件頁數(shù)： | 67/94頁 |
| 文件大?。?/td> | 1237K |
| 代理商： | CD1283 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
IEEE 1284-Compatible Parallel Interface
—
CD1283
Datasheet
67
7.3.17
Stale Data Timer Period Register
This register provides a user-defined period value for use as the timeout value of the stale data
timer (see SDTCR).
With a 25-MHz CLK input to the device, the resolution of this timer is 0.1 ms, its maximum value
is 25.5 ms. The 25-MHz clock is divided by 250 to produce a 10-
μ
s intermediate clock for this
timer. A fixed, divide-by-ten prescaler produces 0.1-ms
‘
ticks
’
to the stale data timer. The prescaler
is reset each time the stale data timer is reloaded to ensure accuracy for small time-out values. (A
user selection of a 0.1-ms timeout would result in a time delay of between 0.09 and 0.1 ms.)
The SDTPR is cleared by device reset.
7.4
Parallel Port Registers
7.4.1
EPP Address Register
This register is only used during EPP mode. The CD1283 deposits the value obtained during an
EPP address write command in this register. The CD1283 provides this value in response to an EPP
address read command.
7.4.2
Input Value Register
This register always shows the current state of the external handshake pins.
Register Name: SDTPR
Register Description: Stale Data Timer Period
Access: R/W
8-Bit Hex Address: 3C
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
8-Bit Stale Data Timeout Value
Register Name: EAR
Register Description: EPP Address
Access: R/W
8-Bit Hex Address: 25
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
8-Bit Binary Value
Register Name: IVR
Register Description: Input Value
Access: Read only
8-Bit Hex Address: 2E
Default Value: XX
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
0
0
0
A1284
nInit
HstBsy
HstClk
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD1284 | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1284 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。