- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1283 (Intel Corp.) IEEE 1284-Compatible Parallel Interface PDF資料下載
參數(shù)資料
| 型號： | CD1283 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface |
| 中文描述： | 符合IEEE 1284兼容并行接口 |
| 文件頁數(shù)： | 59/94頁 |
| 文件大?。?/td> | 1237K |
| 代理商： | CD1283 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
IEEE 1284-Compatible Parallel Interface
—
CD1283
Datasheet
59
.
7.3.4
Host Timeout Value Register
HVTR holds the 8-bit value used to set the Host Timeout period. The HTVR is an unsigned, binary
value. The reset state of this register is
‘
0xFF
’
.
A function missing in the revision
‘
C
’
and earlier devices is an on-chip timer to indicate that the
remote host has not responded in a specified time period. The Host timeout is defined in the
IEEE
STD 1284 Specification
as a period of one second.
The revision
‘
D
’
device adds a user-programmable timer that provides a timeout if the remote host
does not respond to specific parallel port transactions. The timer is started by the parallel port state
machine each time it starts a sequence requiring a host response. Activation of the timer is
automatic and an interrupt is generated to the local host CPU if the timer expires before the remote
host responds.
Note:
Users familiar with the IEEE specification note that the events that start the timer cause the
peripheral device to move to a state where it waits for a remote host-generated event. For example,
during the negotiation sequence after event 2, the peripheral waits for event 3, a host-generated
event. If the host does not respond and moves the negotiation sequence to event 4 within one
second, the peripheral enters the
‘
host Timeout
’
condition.
The timer is a 14-bit counter clocked by the system clock (CLK) prescaled (divided) by 2048.
Program the 8-bit Host timeout Value register (HTVR, address offset 0x
’
24), which is then
compared with the most-significant 8 bits of the 14-bit counter. Each time the parallel port executes
an event requiring a host response, the 14-bit counter is started (from 0x
’
00). It counts up until
either the expected event occurs or the count matches the value in HTVR. If a match occurs, a
timeout condition exists. The HTVR need only be loaded once, typically during device
initialization.
The value placed in HTVR yields an approximate one second count time, based on the value of the
input CLK. For example, if the system clock driving the device is 25 MHz, the HTVR should be
loaded with 0xC0. The following equation provides an example.
Bit
Description
7:6
HR1full
and HR1tag:
These two bits indicate status of PFHR1. Bit 7 indicates that the register contains data and
bit 6 indicates that the data is tagged. Both bits can be set simultaneously.
5:4
HR2full and HR2tag:
These two bits indicate status of PFHR2. Bit 5 indicates that the register contains data and
bit 4 indicates that the data is tagged. Both bits can be set simultaneously.
3:2
DMAfull
and DMAmpty:
These two bits indicate status of the DMA transfer buffer (DMA buffer). Bit 3 indicates
that the register contains data and bit 2 indicates that it is empty.
1
DMAact:
This bit when set, indicates that the DMA handshake is active and that DMA service is requested, but
not yet complete (DMAREQ* active, waiting for DMAACK*).
0
Ctnot0:
This bit indicates that the RLE counter is not zero, thus run-length encoding/decoding is in progress.
Register Name: HTVR
Register Description: Host Timeout Value
Access: Read/Write
8-Bit Hex Address: 24
Default Value: FF
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Host Timeout Period
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD1284 | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1284 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。