參數(shù)資料
型號(hào)： CD1283
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface
中文描述： 符合IEEE 1284兼容并行接口
文件頁(yè)數(shù)： 64/94頁(yè)
文件大?。?/td> 1237K
代理商： CD1283
CD1283
—
IEEE 1284-Compatible Parallel Interface
64
Datasheet
These two 1-byte registers provide a data pipeline between the FIFO and DMA buffer. Data always
flows first into PFHR1, then to PFHR2 and finally, either to the FIFO or the DMABUF register.
The flow is to the FIFO if DMAdir is a
‘
1
’
, and from the FIFO if DMAdir is
‘
0
’
. The pipeline and
the holding registers support
‘
tagged
’
data for complete support of the ECP Parallel Port mode.
Tagged data is either an address code or a run-length code.
In the receive direction (if RLEen is set in the PFCR), run-length codes are captured in the RLCR
for decompression of received data. ECP address codes are recognized and pass into the PFHR1
–
PFHR2 pipeline. The presence of an ECP address will interrupt DMA flow and cause an interrupt
to the host so it can remove the tagged data from the pipeline by reading either PFHR2 or PFHR1.
In the transmit direction, the host may introduce ECP address (tagged) data or run-length codes for
precompressed data by setting the setTAG bit in PFCR and writing the byte to be tagged to PFHR1.
The setTAG bit must be set prior to writing to PFHR1 for each tagged data transfer. To perform a
tagged data transfer, the automatic DMA function must be disabled prior to the transfer (set
DMAen to
‘
0
’
). This can be done at the same time that setTAG is set to
‘
1
’
.
These registers are cleared by device or FIFO reset and marked as empty in HRSR. Any tagged
status is also cleared.
7.3.12
Parallel FIFO Quantity Register
This register maintains the quantity (or count) of either data bytes or space available in the parallel
FIFO. In the receive direction (DMAdir is set to
‘
0
’
), PFQR counts data characters in the FIFO. In
the transmit direction (DMAdir is set to
‘
1
’
), PFQR counts space available in the FIFO for
additional characters to transmit. FIFOres together with the value of DMAdir initialize PFQR to
either x
’
00 (receive) or x
’
40 (transmit).
In either case, the PFQR indicates only the quantity of data or space available in the FIFO, and does
not include the data pipeline registers.
7.3.13
Parallel FIFO Status Register
Register Name: PFHR2
Register Description: Parallel FIFO Holding Register 2
Access: R/W
8-Bit Hex Address: 36
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
8-Bit Character Data
Register Name: PFQR
Register Description: Parallel FIFO Quantity
Access: R/W
8-Bit Hex Address: 3A
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Data or Space Available in FIFO
—
Max x
’
40
Register Name: PFSR
Register Description: Parallel FIFO Status
Access: Read only
8-Bit Hex Address: 32
Default Value: 40
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
FFfull
FFempty
Timeout
HRtag
HRdata
Stale
OneChar
DataErr
相關(guān)PDF資料
PDF描述
CD1284 IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD1284 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*