- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1283 (Intel Corp.) IEEE 1284-Compatible Parallel Interface PDF資料下載
參數(shù)資料
| 型號： | CD1283 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface |
| 中文描述： | 符合IEEE 1284兼容并行接口 |
| 文件頁數(shù)： | 49/94頁 |
| 文件大?。?/td> | 1237K |
| 代理商： | CD1283 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
IEEE 1284-Compatible Parallel Interface
—
CD1283
Datasheet
49
The following section of programming code shows a typical initialization sequence preparing the
parallel channel for Compatibility mode data reception and enabling negotiation into all modes,
except EPP. This procedure can also be used as part of a diagnostic test suite. The device will
complete internal initialization within 500
μ
sec. Therefore, a timer (software or hardware) can be
used to detect that the operation does not complete within this time and that the device may not be
functional.
/* Initialization of the parallel channel consists of setting the SPR, selecting
modes that will be supported during negotiation, stale data timeout value,
initalizing the FIFO, the source for interrupts that will be accepted and other
operational functions. */
par_init()
{
/* First, issue chip reset command */
outportb(GFRCR, 0x00);
/* Clear the GFRCR */
outportb(AER, 0x02);
/* AER must equal 02h or o3h to access RCR*/
while (inportb(RCR) != 0x00)
;
/* Wait for RCR to clear */
outportb(RCR, 0x81);
while (inportb(GFRCR) != 0x00);/* Wait for GFRCR to be cleaared */
while (inportb(GFRCR) != 0x25);/* Wait for GFRCR to be set */
/* Start by initializing the parallel channel */
outportb(AER, 0x00);
/* Set the Access Enable Register */
outportb(SPR, 0x0d);
/* Assume 25MHz clock, set short pulse value */
outportb(NER, 0x4f);
/* Support all modes except EPP */
outportb(OVR, 0x18);
/* Start in Compatibility mode, set status
signals: */
/*
PError = 0 */
/* SELCT = 1 */
/* nFault = 1 */
/* Enable all interrupts except EPP Address
outportb(PCIER, 0x37);
Write */
outportb(PCR, 0x60);
/* Next, set up the pipeline control registers */
/* Enable 1284 negotiations and transfers */
outportb(LIVR, 0x00);
outportb(PFCR, 0xd8);
input, */
/* Initialize the interrupt vector to 0 */
/* Enable pipeline DMA, set the direction to
/* enable interrupts (but not error ints) and
reset*/
/* the FIFO. At reset, it is assumed that the
starting */
/* direction will be input. */
/* Remove Reset */
/* Set the DMA threshold for receive (burst =
outportb(PFCR, 0x58);
outportb(PFTR, 0x20);
32) */
outportb(SDTPR, 0x64);
outportb(PACR, 0x02);
/* Set the stale data timeout period to 10ms */
/* Set asynchronous DMA mode */
}
6.2.2
Service Acknowledge Handling
Service request and acknowledge processing, as well as DMA request and acknowledge
processing, is performed by the internal MPU. It is important to take the behavior of the MPU into
account if interrupts are used. There are two different variations where service requests can be
serviced. One variation uses the SVCACKP*, the other does not. If the SVCACKP* signal is
activated through an input instruction then the device will return the value of the LIVR on the data
bus. This can be used as a vector to the service routine or used in a switch instruction to jump to the
correct routine.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD1284 | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1284 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。