參數(shù)資料
型號(hào)： CD1283
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface
中文描述： 符合IEEE 1284兼容并行接口
文件頁(yè)數(shù)： 58/94頁(yè)
文件大?。?/td> 1237K
代理商： CD1283
CD1283
—
IEEE 1284-Compatible Parallel Interface
58
Datasheet
7.3.2
DMA Buffer Data Register
This 16-bit data register is used to buffer DMA data transfers to and from the CD1283. Under
normal operating conditions, this register is only accessed during a DMA data transfer cycle. If
DMAbufWe (PFCR0) is set to
‘
1
’
and DMAdir (PFCR[5]) is set to
‘
1
’
, 16-bit data can be
transferred from the host to the FIFO by directly writing to the DMABUF. The data automatically
moves forward into the FIFO through the Data Pipeline Holding registers. The user must ensure
that the FIFO has sufficient free space to accept the data before writing into the DMABUF.
The BYTESWAP pin determines the order of byte transfer from this register into the data pipeline.
If BYTESWAP is set to
‘
1
’
, data transferred on DB[15:8] is the first byte transferred into the data
pipeline and DB[7:0] is transferred second. If BYTESWAP is set to
‘
0
’
this sequence is reversed.
The same applies during data read during DMA transfers: if BYTESWAP is set to
‘
1
’
, data from
the data pipeline moves to the upper byte of DMABUF, the next byte moves into the lower byte.
Again, if BYTESWAP is set to
‘
0
’
, this sequence is reversed.
These resisters can be read through DMA acknowledge or PIO cycles. However, the DMABUF
registers can only be read when the DMAREQ* signal is active. If DMAREQ* is inactive, the
DMABUF registers will be empty. DMAfull (HRSR[3]) indicates if the DMABUF register is
empty when DMAREQ* is inactive.
7.3.3
Holding Register Status Register
The HRSR is read-only and indicates current data pipeline status This register is not directly set to
any particular value at device reset, but reflects the current state of bits in other registers
Register Name: DMABUF
Register Description: DMA Buffer Data high
Access: R/W
8-Bit Hex Address: 30
Default Value: 00
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
DMA Buffer Data High Byte
Register Name: DMABUF
Register Description: DMA Buffer Data low
Access: R/W
8-Bit Hex Address: 30
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DMA Buffer Data Low Byte
Register Name: HRSR
Register Description: Holding Status
Access: Read only
8-Bit Hex Address: 34
Default Value: 04
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
HR1full
HR1tag
HR2full
HR2tag
DMAfull
DMAmpty
DMAact
Ctnot0
相關(guān)PDF資料
PDF描述
CD1284 IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD1284 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*