- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1283 (Intel Corp.) IEEE 1284-Compatible Parallel Interface PDF資料下載
參數(shù)資料
| 型號： | CD1283 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface |
| 中文描述： | 符合IEEE 1284兼容并行接口 |
| 文件頁數(shù)： | 26/94頁 |
| 文件大?。?/td> | 1237K |
| 代理商： | CD1283 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
CD1283
—
IEEE 1284-Compatible Parallel Interface
26
Datasheet
Section 5.2.4
). However, the software can easily change this by clearing the DMAen bit
(PFCR[6]) at the start of the interrupt service routine and setting it again at the end.
4. If SVCREQP* and DMAREQ* are logically OR
’
ed together, the service routine must start by
checking the SVRR to determine which signal is active.
5. SVCACKP* must not be activated in response to DMAREQ*; likewise, DMAACK* must not
be activated in response to SVCREQ*.
6. The DMAdir bit (PFCR[5]) can determine whether to write or read to/from the DMABUF
register.
7. The PFQR can determine how many reads of the 16-bit DMABUF register are necessary to
empty the pipeline. Note however, four must be added to the PFQR value, then that number
then must be divided by two and truncated to the nearest integer (this accounts for the extra
four bytes in the two holding registers and the 16-bit DMABUF register, as well as 16-bit
instead of 8-bit reads).
5.2.7
Daisy-Chain Configurations
Multiple CD1283s can be connected in a daisy-chain configuration, forming systems with multiple
parallel ports. The device provides all signals necessary for this configuration, with only minimal
external logic being (
Figure 4
).
When the CPU acknowledges the request, both CD1283s receive the acknowledge through
SVCACK*. However, only the device receives DGRANT*. If it has an active request of this type
pending, it takes the acknowledge and drives the vector register (RIVR, TIVR, MIVR) onto the
data bus.
If the first device does not have a request pending, it passes DGRANT* to the second CD1283
through DPASS*. Assuming that the second CD1283 has an active request pending, it then takes
the acknowledge and drives its vector register onto the data bus.
Figure 4. CD1283 Daisy-Chain Configuration
DPASS*
DGRANT*
DPASS*
DGRANT*
SVCACKP*
SVCACKP*
SVCREQP*
SVCREQP*
ADDRESS
DECODE
LOGIC
CYCLE
ERROR
CD1283
CD1283
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD1284 | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1284 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。