- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1283 (Intel Corp.) IEEE 1284-Compatible Parallel Interface PDF資料下載
參數(shù)資料
| 型號： | CD1283 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface |
| 中文描述： | 符合IEEE 1284兼容并行接口 |
| 文件頁數(shù)： | 24/94頁 |
| 文件大?。?/td> | 1237K |
| 代理商： | CD1283 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
CD1283
—
IEEE 1284-Compatible Parallel Interface
24
Datasheet
5.2.1
Read Cycles
Read cycles are initiated when both the CS* and DS* inputs are activated and the R/W* (read/
write) input is high. All strobes and address inputs must meet the setup times as specified in
Chapter 8.0
. Both the CS* and DS* signals must be valid for a cycle to start. Cycle times are
measured from whichever of the two signals goes active last. The CD1283 signals the completion
of the read cycle (placing the data from the addressed register on the data bus pins) by activating
DTACK*. The read cycle terminates when the CPU removes CS* and DS*.
5.2.2
Write Cycles
Write cycle timing and strobe activity is nearly identical to read cycles except that the R/W* signal
must be held low. Write data, strobes, and address inputs must meet setup and hold times as
specified in
Chapter 8.0
. DTACK* indicates that the cycle is complete and the CD1283 has
accepted the data. Removing both CS* and DS* terminates the cycle.
5.2.3
Service-Acknowledge Cycles
Service-acknowledge cycles are a special-case read cycle. Timing is basically the same as a normal
read cycle, but the SVCACKP* input is activated instead of the CS* input (a slightly longer setup
time is required on the SVCACKP* input than on the CS* input). The data that the CD1283
provides during the read cycle is the contents of the PIVR. As with read and write cycles,
DTACK* indicates the end of the cycle and removing DS* and SVCACK* terminates the cycle.
Note:
With regard to timing and service-acknowledge cycles, when the CPU completes the service
routine and writes to the EOSRR, a subsequent I/O cycle, if started immediately, is delayed
approximately 1
μ
s by delaying DTACK*. This is due to the time required by the internal processor
to complete activities associated with the service-acknowledge cycle.
These activities are primarily interrupt-logic updates and restoration of the environment prior to the
service-request/service-acknowledge procedure. These must be completed before any internal
registers are modified by the CPU.
If the CPU attempts an access before the internal procedures are complete, the CD1283 will hold
off the cycle until it is ready. In system designs that monitor DTACK*, this is not a problem; the
cycle is extended until DTACK* becomes active, and the delay is automatically met. If a system
design does not monitor DTACK*, a mechanism must be provided to introduce the required delay.
Warning:
Failure to observe the above delay requirement can cause device malfunction.
5.2.4
DMA Cycles
The CD1283 provides a bidirectional, 16-bit DMA interface to the parallel port. This is the only
direct-data interface to the port; other 8-bit register accesses make use of the normal CPU interface,
as previously described.
The handshake between the CD1283 and the DMA circuitry uses two signals: DMAREQ* and
DMAACK*. The address bus is ignored during DMA transfers. When internal conditions warrant
a DMA transfer (as when the FIFO falls below the programmed threshold in the forward direction
or rises above the threshold in the reverse direction) and DMA transfers are enabled through the
PFCR, the device requests DMA service by driving DMAREQ* low. DMAREQ* remains active
until the FIFO has less than two empty byte locations remaining (forward direction) or until the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD1284 | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1284 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。