
LIST OF TABLES
S1C38000 TECHNICAL MANUAL
EPSON
ix
Table 6-34
Single Color 4-Bit Panel A.C. Timing ................................................................................ 67
Table 6-35
Single Color 8-Bit Panel A.C. Timing (Format 1)............................................................... 69
Table 6-36
Single Color 8-Bit Panel A.C. Timing (Format 2)............................................................... 71
Table 6-37
Single Color 16-Bit Panel A.C. Timing .............................................................................. 73
Table 6-38
TFT A.C. Timing ................................................................................................................ 76
Table 6-39
160x160 Sharp ‘Direct’ HR-TFT Panel Horizontal Timing................................................. 77
Table 6-40
160x160 Sharp ‘Direct’ HR-TFT Panel Vertical Timing ..................................................... 78
Table 6-41
320x240 Sharp ‘Direct’ HR-TFT Panel Horizontal Timing................................................. 79
Table 6-42
320x240 Sharp ‘Direct’ HR-TFT Panel Vertical Timing ..................................................... 80
Table 7-1
Default Memory Map ......................................................................................................... 82
Table 7-2
APB Bus Peripheral Components Memory Map ............................................................... 83
Table 7-3
Interrupt Assignment ......................................................................................................... 84
Table 7-4
Register Access Table ...................................................................................................... 85
Table 9-1
System Clock Monitor Bits [1:0] Selection......................................................................... 94
Table 9-2
Component ID Register Map............................................................................................. 95
Table 10-1
Address Map Register Value Definition............................................................................. 96
Table 11-1
PLL Output Clocks Configuration ...................................................................................... 98
Table 11-2
BUSCLK Source and Frequency Options ........................................................................ 100
Table 11-3
RTCLK Source and Frequency Options........................................................................... 100
Table 11-4
USBCLK Source and Frequency Options ........................................................................ 100
Table 11-5
LCDCLK Source and Frequency Options ........................................................................ 100
Table 11-6
Clocking Modes and Power Down Modes........................................................................ 101
Table 11-7
BUSCLK 1 and 2 Modules ............................................................................................... 101
Table 14-1
SDRAM Row/Column Address Mapping (Device 4) ........................................................ 115
Table 14-2
SDRAM Row/Column Address Mapping (Device 5) ........................................................ 115
Table 15-1
LCDMCLK Clock Selection .............................................................................................. 119
Table 15-2
PCLK Clock Selection ...................................................................................................... 119
Table 15-3
Relationship between LCDMCLK and PCLK ................................................................... 120
Table 15-4
PWMCLK Clock Selection................................................................................................ 120
Table 15-5
LCD Controller Internal Clock Requirements ................................................................... 121
Table 15-6
LCDMCLK Divide Selection ............................................................................................. 122
Table 15-7
PCLK Divide Selection ..................................................................................................... 122
Table 15-8
PCLK Source Selection.................................................................................................... 122
Table 15-9
Panel Data Width Selection.............................................................................................. 123
Table 15-10
Active Panel Resolution Selection.................................................................................... 123
Table 15-11
LCD Panel Type Selection ............................................................................................... 123
Table 15-12
SwivelViewTM Mode Select Options ................................................................................. 124
Table 15-13
LCD Bit-Per-Pixel Selection ............................................................................................. 125
Table 15-14
32-Bit Address Increments for Color Depth...................................................................... 131
Table 15-15
32-Bit Address Increments for Color Depth...................................................................... 131
Table 15-16
32-Bit Address Increments for Color Depth...................................................................... 132
Table 15-17
32-Bit Address Increments for Color Depth...................................................................... 133
Table 15-18
PWM Clock Divide Select Options ................................................................................... 136
Table 15-19
PWMOUT2 Duty Cycle Select Options ............................................................................ 136
Table 15-20
CV Pulse Divide Select Options ....................................................................................... 137
Table 15-21
Power Save Mode Function Summary............................................................................. 155
Table 17-1
Allowable DMA Transfer Size by Device.......................................................................... 163
Table 19-1
UART1 Interrupt Control Functions .................................................................................. 179
Table 19-2
Baud Rate and Divisor Value to Clock Source for UART1............................................... 182
Table 20-1
UART2 Interrupt Control Functions .................................................................................. 185
Table 20-2
Baud Rate and Divisor Value to Clock Source for UART2............................................... 188
Table 22-1
SPI1 Memory Map............................................................................................................ 208
Table 22-2
SPI1 Bits Per Transfer Select........................................................................................... 208
Table 22-3
SPI1 Master Clock Bit Rate Select................................................................................... 209