
21 IRDA
S1C38000 TECHNICAL MANUAL
EPSON
195
bit 4
Receive End of Frame Mask
When this bit reads 1 the interrupt for the Receive End of Frame is disabled (masked).
An IrDA interrupt will not be asserted when an End of Frame is received. When this bit
reads 0 the interrupt for the Receive End of Frame is enabled. An IrDA interrupt will be
asserted when an End of Frame is received.
bit 3
Timer Time Out Mask
When this bit is read 1 the interrupt for Timer Time Out is disabled (masked). An IrDA
interrupt will not be asserted when the timer count reaches 0. When this bit is read 0 the
interrupt for the Timer Time Out is enabled. An IrDA interrupt will be asserted when the
timer count reaches 0.
bit 2
Transmit Underrun Error Mask
When this bit is read 1 the interrupt for the Transmit Underrun Error is disabled
(masked). An IrDA interrupt will not be asserted when this error occurs. When this bit is
read 0 the interrupt for the Transmit Underrun Error is enabled. An IrDA interrupt will
be asserted when this error occurs.
bit 1
reserved
This bit is reserved and always reads 1.
bit 0
Transmit End of Frame Mask
When this bit is read 1 the interrupt for the Transmit End of Frame is disabled (masked).
An IrDA interrupt will not be asserted when the End of Frame is transmitted. When this
bit is read 0 the interrupt for the Transmit End of Frame is enabled. An IrDA interrupt
will be asserted when the End of Frame is transmitted.
bits 15–0
Transmit Data Length Bits [15:0]
These bits set the Transmit Data Length during IrDA FIR transmissions.
bits 15–0
Actual RX/TX Data Length Bits [15:0]
These bits indicate the actual number of bytes received or transmitted. The receive data
length or the transmit data length can be selected by setting the Tx/Rx data length
Counter Select bit, IRDA[00h] WO bit 0.
If IRDA[00h] WO bit 0 is set to 1, this bit selects the Transmit Data Length and
indicates the actual number of bytes transmitted and does not include the CRC bytes.
This counter gets cleared by a Transmit Reset, IRDA[00h] WO bit 5 = 1, or when
transmit is disabled, IRDA[04h] WO bit 15 = 0.
IrDA Transmit Data Length Register
IRDA[08h]
Write Only
n/a
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Transmit Data Length
15
14
13
12
11
10
9876543210
IrDA Actual Tx/Rx Data Length Register
IRDA[08h]
Default = 0000 0000h
Read Only
n/a
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Actual Tx/Rx Data Length Counter
15
14
13
12
11
10
9876543210