
4 PINS
S1C38000 TECHNICAL MANUAL
EPSON
17
4.2.2 Memory Controller (SDRAM/SRAM/Flash/ROM)
Table 4-2 Memory Controller (SDRAM/SRAM/Flash/ROM)
Pin Name
Type
Cell
QFP
Pin #
CFLGA
Pin #
Description
Selection
MA[22:21]
O
OB1
125, 122
T11, T12
These output pins have the following
functions:
Memory Address Bus MA[22:21]. SDRAM
will use these bits as Bank Address.
Generic Bus Address MA[22:21] (bit 23
comes from bus interface).
Output Buffer (IOL=3mA)
MA[20:12]
O
OB1
121, 120,
118–112
N11, P11,
P13, R11,
M16, P14,
P12, T13,
R12
These output pins have the following
functions:
Memory Address Bus MA[20:12]. SDRAM
may use up to MA13 for row address, see
Table 14-1, “SDRAM Row/Column Address
Mapping (Device 4),” on page 115.
Generic Bus Address MA[20:12] (bit 23
comes from bus interface).
Output Buffer (IOL=3mA)
MA[11:0]
O
OB1
109–105,
98–92
R13, P15,
N16, T14,
R14, N13,
N12, M15,
N15, N14,
P16, M14
These output pins have the following
functions:
Memory Address Bus MA[11:0]. SDRAM will
use these pins as multiplexed Row and
Column address.
CompactFlash Address Bus MA[10:0] only.
Generic Bus Address MA[11:0]
(bit 23 comes from bus interface).
Output Buffer (IOL=3mA)
MD[15:0]
IO
CB1D2
72, 71,
69–66, 64,
63, 61–54
F13, E15,
E14, F16,
F15, D14,
F14, D13,
E13, E16,
C14, D16,
C16, C13,
D15, C15
These bidirectional pins have the following
functions:
Memory Data Bus MD[15:0].
CompactFlash Data Bus MD[15:0].
Generic Bus Data MD[15:0].
During reset, these pins are inputs and their
states at the rising edge of RESET# are used
to configured the chip. See Section 4.3 on
page 25.
These pins are pulled down by an internal
100k ohm resistor.
Bidirectional Buffer with
Pull-Down (IOL=3mA)
MCS[1:0]#
O
OB1
87, 86
H12, J14
Memory Chip Selects for Flash/ROM/SRAM.
Output Buffer (IOL=3mA)
MCS[5:4]#
O
OB1
90, 89
J16, H13
Memory Chip Selects for SDRAM. These pins
are multiplexed (shared) with the internal
signals MCS[3:2]# for Flash/ROM/SRAM.
Output Buffer (IOL=3mA)
MOE#
O
OB1
75
H14
Output Enable for Flash/ROM/SRAM.
Output Buffer (IOL=3mA)
MWE0#
O
OB1
73
G12
Memory Write Enable for Flash/SRAM.
Output Buffer (IOL=3mA)
MWE1#
O
OB1
74
G16
Memory Write Enable for SDRAM.
Output Buffer (IOL=3mA)
MCLK
O
OB2
77
H15
MCLK output for SDRAM.
Output Buffer (IOL=6mA)
MCLKEN
O
OB1
76
G15
MCLK Enable for SDRAM.
Output Buffer (IOL=3mA)
MRAS#
O
OB1
82
J15
RAS for SDRAM.
Output Buffer (IOL=3mA)
MCAS#
O
OB1
81
H16
CAS for SDRAM.
Output Buffer (IOL=3mA)
MDQM[1:0]
O
OB1
84, 83
G13, G14
DQM[1:0] for SDRAM or Byte Enables for
SRAM. MDQM0 corresponds to the lower byte
(MD[7:0]), and MDQM1 corresponds to the
upper byte (MD[15:8]).
Output Buffer (IOL=3mA)
MWAIT#
I
CI
85
J13
Active low WAIT input signal for Memory I/F.
Non-inverting 3.3V Input.
Note:
MA and MD multiplexed pins - these pins are shared between several devices (e.g., RAM and CompactFlash
interface) on a cycle by cycle basis.