
4 PINS
S1C38000 TECHNICAL MANUAL
EPSON
21
4.2.5 PLL and Clock Inputs
4.2.6 LCD Controller
Table 4-5 PLL and Clock Inputs
Pin Names
Type
Cell
QFP
Pin #
CFLGA
Pin #
Description
Selection
XA1
I
LIN2
137
T10
32.768 kHz crystal connection (input) for
PLL A. Also used as refresh clock for SDRAM
interface.
2.5V max
XA2
O
LOT2
136
T9
32.768 kHz crystal connection (output) for
PLL A.
2.5V max
VCPA
IO
LIN2
133
R10
Dedicated test I/O pin for PLL A. This pin
should be opened.
Analog I/O
XB1
I
LIN2
101
L16
6 MHz crystal connection (input) for PLL B
(MD[4:3] = 01b at power-on/reset). Also used
for external clock input to bypass PLL B
(MD[4:3] = 11b at power-on/reset).
2.5V max
XB2
O
LOT2
100
K16
6 MHz crystal connection (output) for PLL B.
2.5V max
VCPB
IO
LIN2
103
K15
Dedicated test I/O pin for PLL B. This pin
should be opened.
Analog I/O
Table 4-6 LCD Controller
Pin Name
Type
Cell
QFP
Pin #
CFLGA
Pin #
Description
Selection
FPDAT[17:0]
O
OB1
16–19,
21–29,
31–35
A6–9,
B6–9,
C7–11,
D7–10, F1
LCD Panel Data bits [17:0]. Unused pins are
driven low.
These pins drive low during RESET# and
when the LCDC is in power-save mode.
Output Buffer (IOL=3mA)
FPFRAME
O
OB1
13
A5
Frame Pulse.
This pin drives low during RESET# and when
the LCDC is in power-save mode.
Output Buffer (IOL=3mA)
FPLINE
O
OB1
12
A3
Line Pulse.
This pin drives low during RESET# and when
the LCDC is in power-save mode.
Output Buffer (IOL=3mA)
FPSHIFT
O
OB2
11
D1
Shift Clock.
This pin drives low during RESET# and when
the LCDC is in power-save mode.
Output Buffer (IOL=6mA)
DRDY
O
OB1
9
A4
This default output pin has the following
functions:
TFT/D-TFD Display Enable (DRDY).
LCD Backplane Bias (MOD).
Second Shift Clock (FPSHIFT2).
Output Buffer (IOL=3mA)
LGPO0
O
OB1
8
B5
This default GPO pin has the following
functions:
General purpose output pin.
PS for HR-TFT. In this mode, this pin drives
low when the LCDC is in power-save mode.
Output Buffer (IOL=3mA)
LGPO1
O
OB1
7
B3
This default GPO pin has the following
functions:
General purpose output pin.
CLS for HR-TFT. In this mode, this pin drives
low when the LCDC is in power-save mode.
Output Buffer (IOL=3mA)
LGPO2
O
OB1
6
B4
This default GPO pin has the following
functions:
General purpose output pin.
REV for HR-TFT. In this mode, this pin
drives low when the LCDC is in power-save
mode.
Output Buffer (IOL=3mA)
LGPO3
O
OB1
5
E1
This default GPO pin has the following
functions:
General purpose output pin.
SPL for HR-TFT. In this mode, this pin drives
low when the LCDC is in power-save mode.
Output Buffer (IOL=3mA)
LGPO7
O
OB1
4
C2
General purpose output pin (may be used to
control LCD power). It may also be used to
control the MOD signal of the Sharp HR-TFT
panel.
Output Buffer (IOL=3mA)
PWMOUT2
O
OB1
3
E2
This output pin has the following functions:
PWM Clock output.
General purpose output pin (GPO).
Output Buffer (IOL=3mA)
CVOUT
O
OB1
2
D2
This output pin has the following functions:
CV Clock output.
General purpose output pin (GPO).
Output Buffer (IOL=3mA)