28 COMPACTFLASH
262
EPSON
S1C38000 TECHNICAL MANUAL
bit 12
reserved
This bit is reserved and must be set to 0.
bit 11
CFWP
This read only bit reflects the status of the CFWP pin when CARDEN = 1 and
CFCD[2:1]# = 00. This bit reads 0 when CARDEN = 0 or CFCD[2:1]# = 01, 10, or 11.
bit 10
CFREADY
This read only bit reflects the status of the CFREADY pin when CARDEN = 1 and
CFCD[2:1]# = 00. This bit reads 0 when CARDEN = 0 or CFCD[2:1]# = 01, 10, or 11.
bit 9
CFBVD2
This read only bit reflects the status of the CFBVD2 pin when CARDEN = 1 and
CFCD[2:1]# = 00. This bit reads 0 when CARDEN = 0 or CFCD[2:1]# = 01, 10, or 11.
bit 8
CFBVD1
This read only bit reflects the status of the CFBVD1 pin when CARDEN = 1 and
CFCD[2:1]# = 00. This bit reads 0 when CARDEN = 0 or CFCD[2:1]# = 01, 10, or 11.
bit 7
APDEN
Automatic Power Disable Function.
0
CFVC3 is controlled by software only.
1
CFVC3 pin drives low when either CFCD1# or CFCD2# is high (CFVC3 bit in
register is not affected by CFCD[2:1]#; default).
bit 6
CARDCDEN
CFCD[2:1]# and CFVS[2:1]# input pins enable (turns off surge protection).
0
CFCD[2:1]# and CFVS[2:1]# disabled (surge protect enabled, Default)
1
CFCD[2:1]# and CFVS[2:1]# input pins enabled (surge protect disabled)
bit 5
CARDEN
CompactFlash Interface enable.
0
CompactFlash interface disabled (default)
1
CompactFlash interface enabled
bit 4
GLOBALEN
CompactFlash Group IRQ enable when set to 1 (default 0).
bit 3
CFCD2#
This read only bit reflects the status of the CFCD2# pin when CARDEN = 1 and
CARDCDEN = 1.
This bit reads 0 when CARDEN = 0 and CARDCDEN = 0.
bit 2
CFCD1#
This read only bit reflects the status of the CFCD1# pin when CARDEN = 1 and
CARDCDEN = 1.
This bit reads 0 when CARDEN = 0 and CARDCDEN = 0.
bit 1
CFVS2#
This read only bit reflects the status of the CFVS2# pin when CARDEN = 1 and
CARDCDEN = 1.
This bit reads 0 when CARDEN = 0 and CARDCDEN = 0.
bit 0
CFVS1#
This read only bit reflects the status of the CFVS1# pin when CARDEN = 1 and
CARDCDEN = 1.
This bit reads 0 when CARDEN = 0 and CARDCDEN = 0.