
21 IRDA
S1C38000 TECHNICAL MANUAL
EPSON
193
bit 11
Address Search Enable
When this bit is written 1, address search on the receive frames is enabled. The search
operation is defined by the setting of bit 10 of this register (Multicast Enable) as
follows.
if bit 10 is set to 0 the frame is received only when the address field (the first byte of
the received data) value is equal to the local address (IRDA[10h] bits [7:0]) or the
global address (FFh).
if bit 10 is set to 1 the frame is received only when the value of the upper four bits of
the address field (the first byte of the received data) is equal to the upper four bits of
the local address (IRDA[10h] bits [7:4]) or the global address (Fh).
When this bit is written 0, address search on the received frames is disabled and all
frames are received.
bit 10
Multicast Enable
When this bit is written 1, multicast search is enabled. When this bit is written 0,
multicast search is disabled.
bits 9–8
reserved
These bits are reserved and must be set to 0.
bit 7
reserved
This bit is reserved and must be set to 1.
bit 6
Receive Overrun Error Mask
When this bit is written 1, the interrupt is disabled (masked) for Receive Overrun Error.
When this bit is written 0, the interrupt is enabled for Receive Overrun Error.
bit 5
Receive Framing Error Mask
When this bit is written 1, the interrupt is disabled (masked) for Receive Framing Error.
When this bit is written 0, the interrupt is enabled for Receive Framing Error.
bit 4
Receive End of Frame Mask
When this bit is written 1, the Receive End of Frame interrupt is disabled and an IrDA
interrupt is not generated, even when a frame is completely received. When this bit is
written 0, the Receive End of Frame interrupt is enabled and an IrDA interrupt is
generated when a frame is completely received.
bit 3
Timer Time-Out Interrupt Mask
When this bit is written 1, the Timer Time-Out interrupt is disabled (masked) and an
IrDA interrupt is not generated when the timer times out. When this bit is written 0, the
Timer Time-Out interrupt is enabled and an IrDA interrupt is generated when the Timer
Count reaches 0 (time out) while counting down from an initial value loaded into
IRDA[18h].
bit 2
Transmit Underrun Error Mask
When this bit is written 1, the interrupt is disabled (masked) for Transmit Underrun
Error. When this bit is written 0, the interrupt is enabled for Transmit Underrun Error.
bit 1
reserved
This bit is reserved and must be set to 1.
bit 0
Transmit End of Frame Mask
When this bit is written 1, the Transmit End of Frame interrupt is disabled and an IrDA
interrupt is not generated, even when a complete frame is transmitted. When this bit is
written 0, the Transmit End of Frame interrupt is enabled and an IrDA interrupt is
generated when a frame is completely transmitted.