
Table
Title
Page
MOTOROLA
xviii
LIST OF TABLES
For More Information On This Product,
Go to: www.freescale.com
RCPU
REFERENCE MANUAL
8-11 Trap Enable Data Shifted Into Development Port Shift Register....................... 8-32
8-12 Breakpoint Data Shifted Into Development Port Shift Register ......................... 8-32
8-13 CPU Instructions/Data Shifted into Shift Register.............................................. 8-32
8-14 Status Shifted Out of Shift Register — Non-Debug Mode................................. 8-33
8-15 Status/Data Shifted Out of Shift Register .......................................................... 8-34
8-16 Sequencing Error Activity .................................................................................. 8-35
8-17 Checkstop State and Debug Mode.................................................................... 8-40
8-18 Debug Mode Development Port Usage............................................................. 8-41
8-19 Non-Debug Mode Development Port Usage..................................................... 8-44
8-20 Prologue Events ................................................................................................ 8-44
8-21 Epilogue Events................................................................................................. 8-45
8-22 Peek Instruction Sequence................................................................................ 8-45
8-23 Poke Instruction Sequence................................................................................ 8-46
8-24 Development Support Programming Model....................................................... 8-48
8-25 Development Support Registers Read Access Protection ................................ 8-49
8-26 Development Support Registers Write Access Protection................................. 8-49
8-27 CMPA-CMPD Bit Settings ................................................................................. 8-50
8-28 CMPE-CMPF Bit Settings.................................................................................. 8-50
8-29 CMPG-CMPH Bit Settings................................................................................. 8-51
8-30 ICTRL Bit Settings............................................................................................. 8-52
8-31 LCTRL1 Bit Settings.......................................................................................... 8-54
8-32 LCTRL2 Bit Settings.......................................................................................... 8-55
8-33 Breakpoint Counter A Value and Control Register (COUNTA)......................... 8-57
8-34 Breakpoint Counter B Value and Control Register (COUNTB)......................... 8-58
8-35 ECR Bit Settings................................................................................................ 8-59
8-36 DER Bit Settings............................................................................................... 8-61
9-1 Instruction Formats............................................................................................... 9-2
9-2 RTL Notation and Conventions............................................................................. 9-4
9-3 Precedence Rules ................................................................................................ 9-5
9-4 Simplified Mnemonics for addi Instruction........................................................... 9-10
9-5 Simplified Mnemonics for addic Instruction ......................................................... 9-11
9-6 Simplified Mnemonics for addic. Instruction ........................................................ 9-12
9-7 Simplified Mnemonics for addis Instruction ......................................................... 9-13
9-8 Simplified Mnemonics for
bc, bca, bcl, and bcla Instructions ................................................................. 9-22
9-9 Simplified Mnemonics for
bcctr and bcctrl Instructions........................................................................... 9-26
9-10 Simplified Mnemonics for
bclr and bclrl Instructions............................................................................................ 9-28
9-11 Simplified Mnemonics for cmp Instruction......................................................... 9-30
F
Freescale Semiconductor, Inc.
n
.