
MOTOROLA
4-68
ADDRESSING MODES AND INSTRUCTION SET SUMMARY
For More Information On This Product,
Go to: www.freescale.com
RCPU
REFERENCE MANUAL
4.9 Memory Control Instructions
This section describes memory control instructions. In the RCPU, only one such
instruction is supported: Instruction cache block invalidate (
icbi
).
4.10 Recommended Simplified Mnemonics
To simplify assembly language programs, a set of simplified mnemonics is provid-
ed for some of the most frequently used instructions such as no-op, load immedi-
ate, load address, move register, and complement register). PowerPC compliant
assemblers provide the simplified mnemonics listed in
E.9 Recommended Sim-
plified Mnemonics
. Programs written to be portable across the various assem-
blers for the PowerPC architecture should not assume the existence of mnemonics
not defined in this manual.
For a complete list of simplified mnemonics, see
APPENDIX E SIMPLIFIED MNE-
MONICS
.
Synchronize
sync
—
Executing a
sync
instruction ensures that all instructions previously
initiated by the given processor appear to have completed before any
subsequent instructions are initiated by the given processor. When the
sync
instruction completes, all memory accesses initiated by the
given processor prior to the
sync
will have been performed with
respect to all other mechanisms that access memory. The
sync
instruction can be used to ensure that the results of all stores into a
data structure, performed in a critical section of a program, are seen
by other processors before the data structure is seen as unlocked.
Table 4-35 Instruction Cache Management Instruction
Name
Mnemonic
Operand
Syntax
Operation
Instruction
Cache
Block
Invalidate
icbi
r
A
,r
B
The effective address is the sum (
r
A|0) + (
r
B).
This instruction causes any subsequent fetch request for an
instruction in the block to not find the block in the cache and to be sent
to storage. The instruction causes the target block in the instruction
cache of the executing processor to be marked invalid. If the target
block is not accessible to the program for loads, the system data
storage error handler may be invoked.
This is a supervisor-level instruction.
Table 4-34 Memory Synchronization Instructions (Continued)
Name
Mnemonic
Operand
Syntax
Operation
F
Freescale Semiconductor, Inc.
n
.