
RCPU
REFERENCE MANUAL
ADDRESSING MODES AND INSTRUCTION SET SUMMARY
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
4-21
Floating-
Point
Multiply
fmul
fmul.
fr
D
,fr
A
,fr
C
The floating-point operand in register
fr
A is multiplied by the floating-
point operand in register
fr
C.
If the most significant bit of the resultant significand is not a one, the
result is normalized. The result is rounded to the target precision under
control of the floating-point rounding control field RN of the FPSCR
and placed into register
fr
D.
Floating-point multiplication is based on exponent addition and
multiplication of the significands.
FPSCR[FPRF] is set to the class and sign of the result, except for
invalid operation exceptions when FPSCR[VE] = 1.
fmul
fmul.
Floating-Point Multiply
Floating-Point Multiply with CR Update. The dot suffix
enables the update of the condition register.
Floating-
Point
Multiply
Single-
Precision
fmuls
fmuls.
fr
D
,fr
A
,fr
C
The floating-point operand in register
fr
A is multiplied by the floating-
point operand in register
fr
C.
If the most significant bit of the resultant significand is not a one the
result is normalized. The result is rounded to the target precision
under control of the floating-point rounding control field RN of the
FPSCR and placed into register
fr
D.
Floating-point multiplication is based on exponent addition and
multiplication of the significands.
FPSCR[FPRF] is set to the class and sign of the result, except for
invalid operation exceptions when FPSCR[VE] = 1.
fmuls
fmuls.
Floating-Point Multiply
Single-Precision
Floating-Point Multiply
Single-Precision with CR Update.
The dot suffix enables the update of the condition
register.
Floating-
Point Divide
fdiv
fdiv.
fr
D
,fr
A
,fr
B
The floating-point operand in register
fr
A is divided by the floating-
point operand in register
fr
B. No remainder is preserved.
If the most significant bit of the resultant significand is not a one, the
result is normalized. The result is rounded to the target precision under
control of the floating-point rounding control field RN of the FPSCR
and placed into register
fr
D.
Floating-point division is based on exponent subtraction and division
of the significands.
FPSCR[FPRF] is set to the class and sign of the result, except for
invalid operation exceptions when FPSCR[VE] = 1 and zero divide
exceptions when FPSCR[ZE]=1.
fdiv
fdiv.
Floating-Point Divide
Floating-Point Divide with CR Update. The dot suffix
enables the update of the condition register.
Table 4-7 Floating-Point Arithmetic Instructions (Continued)
Name
Mnemonic
Operand
Syntax
Operation
F
Freescale Semiconductor, Inc.
n
.