參數(shù)資料
型號: TMX320VC5509AGHH
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: TMS320VC5509A Fixed-Point Digital Signal Processor
中文描述: TMS320VC5509A定點數(shù)字信號處理器
文件頁數(shù): 76/144頁
文件大小: 1603K
代理商: TMX320VC5509AGHH
Functional Overview
76
November 2002 Revised January 2005
SPRS205D
3.11.2
Interrupt Timing
The external interrupts (INT[4:0]) are synchronized to the CPU by way of a two-flip-flop synchronizer. The
interrupt inputs are sampled on falling edges of the CPU clock. A sequence of 1-1-0-0-0 on consecutive cycles
on the interrupt pin is required for an interrupt to be detected. Therefore, the minimum low pulse duration on
the external interrupts on the 5509A is three CPU clock periods.
3.11.3
Waking Up From IDLE Condition
One of the following four events can wake up the CPU from IDLE:
Hardware Reset
External Interrupt
RTC Interrupt
USB Event (Reset or Resume)
3.11.3.1
Waking Up From IDLE With Oscillator Disabled
With an external interrupt, a RTC interrupt, or an USB resume/reset, the clock generation circuit wakes up the
oscillator and enables the USB PLL to determine the oscillator stable time. In the case of the interrupt being
disabled by clearing the associated bit in the Interrupt Enable Register (IERx), the CPU is not “woken up”. If
the interrupt due to the wake-up event is enabled, the interrupt is sent to the CPU only after the oscillator is
stabilized and the USB PLL is locked. If the external interrupt serves as the wake-up event, the interrupt line
must stay low for a minimum of 3 CPU cycles after the oscillator is stabilized to wake up the CPU. Otherwise,
only the clock domain will wake up and another external interrupt will be needed to wake up the CPU.
Once out of IDLE, any system not using the USB should put the USB module in idle mode to reduce power
consumption.
For more details on the TMS320VC5509A oscillator-disable process, see the
Disabling the Internal Oscillator
on the TMS320VC5507/5509/5509A DSP
Application Report (literature number SPRA078).
3.11.4
Idling Clock Domain When External Parallel Bus Operating in EHPI Mode
The clock domain cannot be idled when the External Parallel Bus is operating in EHPI mode to ensure host
access to the DSP memory. To work around this restriction, use the HIDL bit of the External Bus Selection
Register (EBSR) with the CLKGENI bit of the Idle Control Register (ICR) to idle the clock domain.
相關(guān)PDF資料
PDF描述
TMX470R1A64PN 16/32-Bit RISC Flash Microcontroller
TMXT504 SAW BANDPASS FILTER
TN0104 N-Channel Enhancement-Mode Vertical DMOS FET(擊穿電壓40V,低門限1.6V,N溝道增強型垂直DMOS結(jié)構(gòu)場效應(yīng)管)
TN0104 N-Channel Enhancement-Mode Vertical DMOS FETs
TN0104N3 CONNECTOR ACCESSORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320VC5509APGE 制造商:Texas Instruments 功能描述:
TMX320VC5509GHH 制造商:Rochester Electronics LLC 功能描述:AMADEUS CATALOG DEVICE - Bulk 制造商:Texas Instruments 功能描述:
TMX320VC5509GHH31 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TMX320VC5509PGE 制造商:Rochester Electronics LLC 功能描述:AMADEUS - Bulk 制造商:Texas Instruments 功能描述:
TMX320VC5509PGE31 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: