參數(shù)資料
型號(hào): TMX320VC5509AGHH
廠(chǎng)商: Texas Instruments, Inc.
元件分類(lèi): 數(shù)字信號(hào)處理
英文描述: TMS320VC5509A Fixed-Point Digital Signal Processor
中文描述: TMS320VC5509A定點(diǎn)數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 114/144頁(yè)
文件大?。?/td> 1603K
代理商: TMX320VC5509AGHH
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
Electrical Specifications
114
November 2002 Revised January 2005
SPRS205D
Table 526. McBSP1 and McBSP2 Switching Characteristics
NO.
PARAMETER
CV
DD
= 1.2 V
CV
DD
= 1.35 V
MIN
CV
DD
= 1.6 V
UNIT
MAX
MIN
MAX
MC1
t
c(CKRX)
t
r(CKRX)
t
f(CKRX)
t
w(CKRXH)
t
w(CKRXL)
Cycle time, CLKR/X
CLKR/X int
2P
2P
ns
MC3
Rise time, CLKR/X
CLKR/X int
2
2
ns
MC4
Fall time, CLKR/X
CLKR/X int
2
2
ns
MC11
Pulse duration, CLKR/X high
CLKR/X int
D 2
§
C 2
§
D + 2
§
C + 2
§
D 2
§
C 2
§
D + 2
§
C + 2
§
ns
MC12
Pulse duration, CLKR/X low
CLKR/X int
ns
MC13
t
d(CKRH-FRV)
Delay time, CLKR high to internal FSR valid
CLKR int
3
2
3
2
ns
CLKR ext
3
14
3
9
MC14
t
d(CKXH-FXV)
Delay time, CLKX high to internal FSX valid
CLKX int
3
2
3
2
ns
CLKX ext
4
15
4
9
MC15
t
dis(CKXH-DXHZ)
Disable time, DX high-impedance from CLKX high
following last data bit
CLKX int
3
3
5
1
ns
CLKX ext
10
19
3
12
Delay time, CLKX high to DX valid.
This applies to all bits except the first bit
transmitted.
CLKX int
5
3
CLKX ext
15
9
MC16
t
d(CKXH-DXV)
Delay time, CLKX high to DX
valid
DXENA = 0
CLKX int
4
2
ns
Only
1 or 2 (XDATDLY=
01b or 10b) modes
applies
to
first
bit
CLKX ext
15
9
DXENA = 1
CLKX int
2P + 1
2P + 1
transmitted when in Data Delay
CLKX ext
2P + 5
2P + 3
Enable time, DX driven from
CLKX high
DXENA = 0
CLKX int
2
4
MC17
t
en(CKXH-DX)
Only
1 or 2 (XDATDLY=
01b or 10b) modes
applies
to
first
bit
CLKX ext
9
4
ns
DXENA = 1
CLKX int
P 2
P 4
transmitted when in Data Delay
CLKX ext
P + 9
P + 4
Delay time, FSX high to DX
valid
DXENA = 0
FSX int
3
2
MC18
t
d(FXH-DXV)
FSX ext
13
8
ns
Only
transmitted when in Data Delay
0 (XDATDLY=00b) mode.
Enable time, DX driven from
FSX high
applies
to
first
bit
DXENA = 1
FSX int
2P + 1
2P + 1
FSX ext
2P + 12
2P + 7
DXENA = 0
FSX int
1
0
MC19
t
en(FXH-DX)
FSX ext
8
4
ns
Only
transmitted when in Data Delay
0 (XDATDLY=00b) mode
applies
to
first
bit
DXENA = 1
FSX int
P 1
P 3
FSX ext
P + 8
P + 5
Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of
that signal are
also inverted.
P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating
frequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements parameters specified.
§
T=CLKRX period = (1 + CLKGDV) * P
C=CLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * P when CLKGDV is even
D=CLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * P when CLKGDV is even
See the
TMS320C55x DSP Peripherals Overview Reference Guide
(literature number SPRU317) for a description of the DX enable (DXENA)
and data delay features of the McBSP.
相關(guān)PDF資料
PDF描述
TMX470R1A64PN 16/32-Bit RISC Flash Microcontroller
TMXT504 SAW BANDPASS FILTER
TN0104 N-Channel Enhancement-Mode Vertical DMOS FET(擊穿電壓40V,低門(mén)限1.6V,N溝道增強(qiáng)型垂直DMOS結(jié)構(gòu)場(chǎng)效應(yīng)管)
TN0104 N-Channel Enhancement-Mode Vertical DMOS FETs
TN0104N3 CONNECTOR ACCESSORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320VC5509APGE 制造商:Texas Instruments 功能描述:
TMX320VC5509GHH 制造商:Rochester Electronics LLC 功能描述:AMADEUS CATALOG DEVICE - Bulk 制造商:Texas Instruments 功能描述:
TMX320VC5509GHH31 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TMX320VC5509PGE 制造商:Rochester Electronics LLC 功能描述:AMADEUS - Bulk 制造商:Texas Instruments 功能描述:
TMX320VC5509PGE31 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: