- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385002 > TMX320VC5509AGHH (Texas Instruments, Inc.) TMS320VC5509A Fixed-Point Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | TMX320VC5509AGHH |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | TMS320VC5509A Fixed-Point Digital Signal Processor |
| 中文描述： | TMS320VC5509A定點(diǎn)數(shù)字信號處理器 |
| 文件頁數(shù)： | 25/144頁 |
| 文件大?。?/td> | 1603K |
| 代理商： | TMX320VC5509AGHH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
Introduction
25
November 2002 Revised January 2005
SPRS205D
Table 23. Signal Descriptions (Continued)
TERMINAL
NAME
RESET
CONDITION
BK
FUNCTION
I/O/Z
MULTIPLEXED
SIGNAL NAME
INTERRUPT AND RESET PINS
INT[4:0]
I
Active-low external user interrupt inputs. INT[4:0] are maskable and are
prioritized by the interrupt enable register (IER) and the interrupt mode bit.
H, FS
Input
RESET
I
Active-low reset. RESET causes the digital signal processor (DSP) to
terminate execution and forces the program counter to FF8000h. When
RESET is brought to a high level, execution begins at location FF8000h of
program memory. RESET affects various registers and status bits. Use an
external pullup resistor on this pin.
H, FS
Input
BIT I/O SIGNALS
GPIO[7:6,4:0] (LQFP)
GPIO[7:0] (BGA)
I/O/Z
7-bit (LQFP package) or 8-bit (BGA package) Input/Output lines that can
be individually configured as inputs or outputs, and also individually set or
reset when configured as outputs. At reset, these pins are configured as
inputs. After reset, the on-chip bootloader samples GPIO[3:0] to
determine the boot mode selected.
BK
(GPIO5
only)
H
(except
GPIO5)
Input
EMIF.CKE
(GPIO4)
O/Z
SDRAM CKE signal. The GPIO4 pin can be configured to serve as
SDRAM CKE pin by setting the following bits in the External Bus Selection
Register: CKE SEL = 1 and CKE EN = 1. In default mode, this pin serves as
GPIO4.
Input
(GPIO4)
XF
O/Z
External flag. XF is set high by the BSET XF instruction, set low by BCLR
XF instruction or by loading ST1. XF is used for signaling other processors
in multiprocessor configurations or used as a general-purpose output pin.
XF goes into the high-impedance state when OFF is low, and is set high
following reset.
Output
EMIF.CKE
O/Z
SDRAM CKE signal. The XF pin can be configured to serve as SDRAM
CKE pin by setting the following bits in the External Bus Selection Register:
CKE SEL = 0 and CKE EN = 1. In default mode, this pin serves as XF.
Output
(XF)
OSCILLATOR/CLOCK SIGNALS
CLKOUT
O/Z
DSP clock output signal. CLKOUT cycles at the machine-cycle rate of the
CPU. CLKOUT goes into high-impedance state when OFF is low.
Output
X2/CLKIN
I/O
System clock/oscillator input. If the internal oscillator is not being used,
X2/CLKIN functions as the clock input.
NOTE: The USB module requires a 48 MHz clock. Since this input clock
is used by both the CPU PLL and the USB module PLL, it must
be a factor of 48 MHz in order for the programmable PLL to
produce the required 48 MHz USB module clock.
In CLKGEN domain idle (OSC IDLE) mode, this pin becomes
output and is driven low to stop external crystals (if used) from
oscillating or an external clock source from driving the DSP’s
internal logic.
Oscillator
Input
X1
O
Output pin from the internal system oscillator for the crystal. If the internal
oscillator is not used, X1 should be left unconnected. X1 does not go into
the high-impedance state when OFF is low.
Oscillator
Output
I = Input, O = Output, S = Supply, Hi-Z = High-impedance
BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup,
PD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMX470R1A64PN | 16/32-Bit RISC Flash Microcontroller |
| TMXT504 | SAW BANDPASS FILTER |
| TN0104 | N-Channel Enhancement-Mode Vertical DMOS FET(擊穿電壓40V，低門限1.6V，N溝道增強(qiáng)型垂直DMOS結(jié)構(gòu)場效應(yīng)管) |
| TN0104 | N-Channel Enhancement-Mode Vertical DMOS FETs |
| TN0104N3 | CONNECTOR ACCESSORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMX320VC5509APGE | 制造商:Texas Instruments 功能描述: |
| TMX320VC5509GHH | 制造商:Rochester Electronics LLC 功能描述:AMADEUS CATALOG DEVICE - Bulk 制造商:Texas Instruments 功能描述: |
| TMX320VC5509GHH31 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TMX320VC5509PGE | 制造商:Rochester Electronics LLC 功能描述:AMADEUS - Bulk 制造商:Texas Instruments 功能描述: |
| TMX320VC5509PGE31 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。