
- 36 -
8-3-13. RENV1 register
This register is used for Environment setting 1. This is mainly used to set the specifications for input/output
terminals.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ERCL
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
EPW2 EPW1 EPW0 EROR
ALML
EROE
ALMM ORGL SDL
SDLT
SDM
ELM PMD2 PMD1 PMD0
PDTC PCSM INTM
DTMF DRF
FLTR
DRL PCSL LTCL INPL
CLR1 CLR0
STPM STAM ETW1 ETW0
Bits
0 to 2 PMD0 to 2 Specify OUT output pulse details
Bit name
Description
OUT output
DIR output
OUT output
DIR output
Low
000
001
010
011
100
101
110
111
High
Low
Low
High
Low
Low
Low
High
High
High
High
Negative direction
Positive direction
PMD0 to 2
OUT
DIR
OUT
DIR
OUT
DIR
OUT
DIR
3
ELM
Specify the process to occur when the EL input is turned ON. (0: Immediate stop. 1:
Deceleration stop.) Note 1, 2
Specify the process to occur when the SD input is turned ON. (0: Deceleration only. 1:
Deceleration and stop.)
Specify the latch function of the SD input. (0: OFF. 1: ON.)
Turns ON when the SD signal width is short.
When the SD input is OFF while starting, the latch signal is reset.
The latch signal is also reset when SDLT is 0.
Specify the SD signal input logic. (0: Negative logic. 1: Positive logic.)
Specify the ORG signal input logic. (0: Negative logic. 1: Positive logic.)
Specify the process to occur when the ALM input is turned ON. (0: Immediate stop. 1:
Deceleration stop.)
Specify the ALM signal input logic. (0: Negative logic. 1: Positive logic.)
1: Automatically outputs an ERC signal when the axis is stopped immediately by a
+EL, -EL, ALM, or
input signal. However, the ERC signal is not output when
a deceleration stop occurs on the axis. When the EL signal is specified for a normal
stop, by setting MOD = "010X000" (feed to the EL position) in the RMD register, the
ERC signal is output if an immediate stop occurs.
1: Automatically output the ERC signal when the axis completes a zero return.
12 to 14 EPW0 to 2 Specify the pulse width of the ERC output signal.
000: 12 μsec 001: 102 μsec 010: 409 μsec 011:1.6 msec
100: 13 msec 101: 52 msec 110: 104 msec 111: Level output
15
ERCL
Specify the ERC signal output logic. (0: Negative logic. 1: Positive logic.)
16 to 17 ETW0 to 1 Specify the ERC signal OFF timer time.
00: 0 μsec 10: 1.6 msec
01: 12 μsec 11: 104 msec
4
SDM
5
SDLT
6
7
8
SDL
ORGL
ALMM
9
10
ALML
EROE
11
EROR