參數(shù)資料
型號： OMAP5910(DSP)
英文描述： Dual-Core Processor
中文描述： 雙核處理器
文件頁數(shù)： 50/160頁
文件大小： 1997K
代理商： OMAP5910(DSP)
Functional Overview
38
August 2002 Revised August 2003
SPRS197B
Table 35. DSP Public Peripheral Registers (Accessible via MPUI Port)
MPU BASE ADDRESS
REGISTER SET
ACCESS
WIDTH
0xE101 1800
McBSP1 Registers
16
0xE101 2000
MCSI2 Registers
16
0xE101 2800
MCSI1 Registers
16
0xE101 7000
McBSP3 Registers
16
Table 36. MPU Configuration Registers
MPU BASE ADDRESS
REGISTER SET
ACCESS
WIDTH
0xFFFB C800
MPU UART TIPB Bus Switch Registers
16
0xFFFE 0800
Ultra Low-Power Device (ULPD) Registers
16
0xFFFE 1000
OMAP5910 Configuration Registers
32
0xFFFE 1800
Device Die Identification Registers
32
0xFFFE C100
Local Bus Control Registers
32
0xFFFE C200
Local Bus MMU Registers
32
0xFFFE C900
MPU Interface (MPUI) Registers
32
0xFFFE CA00
TIPB (Private) Bridge 1 Config Registers
32
0xFFFE CC00
Traffic Controller Registers
32
0xFFFE CE00
MPU Clock/Reset/Power Control Registers
32
0xFFFE CF00
DPLL1 Configuration Registers
32
0xFFFE D200
DSP MMU Registers
32
0xFFFE D300
TIPB (Public) Bridge 2 Config Registers
16
0xFFFE D400
JTAG Identification Registers
32
3.3
DSP Memory Maps
The DSP supports a unified program/data memory map (program and data accesses are made to the same
physical space), however peripheral registers are located in a separate I/O space which is accessed via the
DSP’s port instructions.
3.3.1 DSP Global Memory Map
The DSP Subsystem contains 160K bytes of on-chip SRAM (64K bytes of DARAM and 96K bytes of SARAM).
The MPU also has access to these memories via the MPUI (MPU Interface) port. The DSP also has access
to the shared system SRAM (192K bytes) and both EMIF spaces (EMIFF and EMIFS) via the DSP Memory
Management Unit (MMU) which is configured by the MPU.
Table 37 shows the high-level program/data memory map for the DSP subsystem. DSP data accesses
utilize 16-bit word addresses while DSP program fetches utilize byte addressing.
Table 37. DSP Global Memory Map
BYTE ADDRESS RANGE
WORD ADDRESS RANGE
INTERNAL MEMORY
EXTERNAL MEMORY
0x00 0000 0x00 FFFF
0x00 0000 0x00 7FFF
DARAM
64K bytes
0x01 0000 0x02 7FFF
0x00 8000 0x01 3FFF
SARAM
96K bytes
0x02 8000 0x04 FFFF
0x01 4000 0x02 7FFF
Reserved
0x05 0000 0xFF 7FFF
0x02 8000 0x7F BFFF
Managed by DSP MMU
0xFF 8000 0xFF FFFF
0x7F C000 0x7F FFFF
PDROM
(MPNMC = 0)
Managed by DSP MMU
(MPNMC =1)
This space could be external memory or internal shared system memory depending on the DSP MMU configuration.
相關PDF資料
PDF描述
OMAP5910(RISC) Dual-Core Processor
OMC506 Closed Loop Speed Controller For 3-Phase Brushless DC Motor MP-3T Package
OMC507 5 Amp. Push-Pull 3-Phase Brushless DC Motor Controller Driver(5A,推挽三相無刷直流電機控制驅動器)
OMC510 36V Hi-Rel Three-Phase Brushless DC Motor Controller in a PCB-1 package
OMC510 DSP-Based Three-Phase Brushless DC Motor Controller(基于DSP的三相無刷直流電機控制器)
相關代理商/技術參數(shù)
參數(shù)描述
OMAP5910GGZG1 制造商:Rochester Electronics LLC 功能描述:- Bulk
OMAP5910GGZG2 制造商:Rochester Electronics LLC 功能描述:- Bulk
OMAP5910JGDY1R 功能描述:IC OMAP DUAL-CORE PROC 289-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:OMAP-59xx 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
OMAP5910JGDY2 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Applications Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
OMAP5910JGZG1 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*