參數(shù)資料
型號： OMAP5910(DSP)
英文描述： Dual-Core Processor
中文描述： 雙核處理器
文件頁數(shù)： 43/160頁
文件大小： 1997K
代理商： OMAP5910(DSP)
Introduction
31
August 2002 Revised August 2003
SPRS197B
Table 24. Signal Description (Continued)
GDY
BALL
SIGNAL
TYPE
DESCRIPTION
GZG
BALL
Interrupts and Miscellaneous Control and Configuration Pins (Continued)
STAT_VAL/WKUP
Y17
U14
Static Valid / Chip wake-up input. STAT_VAL/WKUP may be configured via
software to function as an external wake-up signal to the OMAP5910 device to
request chip wake-up during sleep modes. STAT_VAL/WKUP is also sampled at
reset to select the MMC/SD port. If the MMC/SD peripheral is to be used, this pin
must be pulled high during reset. It is recommended that this pin be pulled high
during reset regardless of whether or not MMC/SD will be used.
I
RST_HOST_OUT
P14
U13
Reset Host output. A software controllable Reset or Shutdown output to an
external device.
O
RSVD
E5
N11
Reserved pin. This pin must be left unconnected.
Power Supplies
VSS§
A21,
B1,
B2,
B5,
B7,
B16,
B18,
E2,
F20,
G1,
J20,
K2,
K20,
N1,
R21,
U2,
U20,
V5,
V12,
W20,
Y3,
Y15,
AA1,
AA7,
AA21
N5,
H8,
G11,
M6,
L11,
K8,
J12,
J9,
G7,
E5,
J7,
J8,
J6,
J10,
K10,
H10,
F12,
L7,
F6,
L9,
K9,
M12,
E13,
J11,
N13
Ground. Common ground return for all core and I/O voltage supplies.
power
CVDD
A9,
F2,
P12,
Y20
E8,
E2,
T17,
P10
Core supply voltage. Supplies power to OMAP5910 core logic and low-voltage
sections of I/O.
power
CVDD1
A3
B3
Core Supply Voltage 1. Supplies power to the on-chip shared SRAM memory
(192k-Bytes).
power
CVDD2
Y1,
AA3
K7,
L8
Core Supply Voltage 2. Supplies power to the MPU subsystem logic and memory.
power
CVDD3
B13,
B20,
J21,
R20
F10,
G10,
H11,
K11
Core Supply Voltage 3. Supplies power to the DSP subsystem logic and memory.
power
CVDD4
M2
K2
Core Supply Voltage 4. Supplies power to the DPLL which provides internal clocks
to the core and peripherals (excluding USB peripherals).
NOTE:
The voltage to
this supply pin should be kept as clean as possible to maximize performance.
power
I = Input, O = Output, Z = High-Impedance
All core voltage supplies should be tied to the same voltage level (within 0.3 V). During system prototyping phases, it may be useful to maintain
a capability for independent measurement of core supply currents to facilitate power optimization experiments.
§See Sections 5.6.1 and 5.6.2 for special VSS considerations with oscillator circuits.
相關(guān)PDF資料
PDF描述
OMAP5910(RISC) Dual-Core Processor
OMC506 Closed Loop Speed Controller For 3-Phase Brushless DC Motor MP-3T Package
OMC507 5 Amp. Push-Pull 3-Phase Brushless DC Motor Controller Driver(5A,推挽三相無刷直流電機控制驅(qū)動器)
OMC510 36V Hi-Rel Three-Phase Brushless DC Motor Controller in a PCB-1 package
OMC510 DSP-Based Three-Phase Brushless DC Motor Controller(基于DSP的三相無刷直流電機控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OMAP5910GGZG1 制造商:Rochester Electronics LLC 功能描述:- Bulk
OMAP5910GGZG2 制造商:Rochester Electronics LLC 功能描述:- Bulk
OMAP5910JGDY1R 功能描述:IC OMAP DUAL-CORE PROC 289-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:OMAP-59xx 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
OMAP5910JGDY2 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Applications Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
OMAP5910JGZG1 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*