參數(shù)資料
型號: OMAP5910(DSP)
英文描述: Dual-Core Processor
中文描述: 雙核處理器
文件頁數(shù): 108/160頁
文件大?。?/td> 1997K
代理商: OMAP5910(DSP)
Functional Overview
96
August 2002 Revised August 2003
SPRS197B
Table 369. UART2 Registers
DSP WORD
ADDRESS
MPU BYTE
ADDRESS
MPU BYTE
ADDRESS
(VIA MPUI)
REGISTER
NAME
DESCRIPTION
ACCESS
WIDTH
ACCESS
TYPE
RESET
VALUE
0x00 8400h
FFFB:0800
E101:0800
UART2_RHR
UART2_THR
UART2_DLL§
UART2_IER
UART2_DLH§
UART2 receive holding register
8
R
Undefined
0x00 8400h
FFFB:0800
E101:0800
UART2 transmit holding register
8
W
Undefined
0x00 8400h
FFFB:0800
E101:0800
UART2 divisor latch low register
8
RW
00h
0x00 8401h
FFFB:0804
E101:0802
UART2 interrupt enable register
8
RW
00h
0x00 8401h
FFFB:0804
E101:0802
UART2 divisor latch high register
8
RW
00h
0x00 8402h
FFFB:0808
E101:0804
UART2_IIR
UART2 interrupt identification
register
8
R
01h
0x00 8402h
FFFB:0808
E101:0804
UART2_FCR
UART2_EFR§
UART2 FIFO control register
8
W
00h
0x00 8402h
FFFB:0808
E101:0804
UART2 enhanced feature register
8
RW
00h
0x00 8403h
FFFB:080C
E101:0806
UART2_LCR
UART2_MCR
UART2_XON1§
UART2_LSR
UART2_XON2§
UART2_MSR
UART2_TCR#
UART2_XOFF1§
UART2_SPR
UART2_TLR#
UART2_XOFF2§
UART2 line control register
8
RW
00h
0x00 8404h
FFFB:0810
E101:0808
UART2 modem control register
8
RW
00h
0x00 8404h
FFFB:0810
E101:0808
UART2 XON1 register
8
RW
00h
0x00 8405h
FFFB:0814
E101:080A
UART2 mode register
8
R
60h
0x00 8405h
FFFB:0814
E101:080A
UART2 XON2 register
8
RW
00h
0x00 8406h
FFFB:0818
E101:080C
UART2 modem status register
8
R
Undefined
0x00 8406h
FFFB:0818
E101:080C
UART2 transmission control register
8
RW
0Fh
0x00 8406h
FFFB:0818
E101:080C
UART2 XOFF1 register
8
RW
00h
0x00 8407h
FFFB:081C
E101:080E
UART2 scratchpad register
8
RW
00h
0x00 8407h
FFFB:081C
E101:080E
UART2 trigger level register
8
RW
00h
0x00 8407h
FFFB:081C
E101:080E
UART2 XOFF2 register
8
RW
00h
0x00 8408h
FFFB:0820
E101:0810
UART2_MDR1
UART2 mode definition 1 register
8
RW
07h
0x00 8409
0x00840Dh
FFFB:0824
FFFB:0834
Reserved
0x00 840Eh
FFFB:0838
E101:081C
UART2_UASR§
UART2 autobauding status register
8
R
00h
0x00 840Fh
FFFB:083C
Reserved
0x00 8410h
FFFB:0840
E101:0820
UART2_SCR
UART2 supplementary control
register
8
RW
00h
0x00 8411h
FFFB:0844
E101:0822
UART2_SSR
UART2 supplementary status
register
8
R
00h
0x00 8412h
FFFB:0848
Reserved
0x00 8413h
FFFB:084C
E101:0826
UART2_OSC_
12M_SELV
UART2 12-/13-MHz oscillator select
register
8
W
00h
0x00 8414h
Register is accessible when LCR[7] = 0 (normal operating mode)
Register is accessible when LCR[7] = 1 and LCR[7:0]
§Register is accessible when LCR[7] = 0BFh
Register is write accessible when EFR[4] = 1
#Register is accessible when EFR[4] = 1 and MCR[6] = 1
FFFB:0850
E101:0828
UART2_MVR
UART2 module version register
8
R
0BFh
相關PDF資料
PDF描述
OMAP5910(RISC) Dual-Core Processor
OMC506 Closed Loop Speed Controller For 3-Phase Brushless DC Motor MP-3T Package
OMC507 5 Amp. Push-Pull 3-Phase Brushless DC Motor Controller Driver(5A,推挽三相無刷直流電機控制驅動器)
OMC510 36V Hi-Rel Three-Phase Brushless DC Motor Controller in a PCB-1 package
OMC510 DSP-Based Three-Phase Brushless DC Motor Controller(基于DSP的三相無刷直流電機控制器)
相關代理商/技術參數(shù)
參數(shù)描述
OMAP5910GGZG1 制造商:Rochester Electronics LLC 功能描述:- Bulk
OMAP5910GGZG2 制造商:Rochester Electronics LLC 功能描述:- Bulk
OMAP5910JGDY1R 功能描述:IC OMAP DUAL-CORE PROC 289-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:OMAP-59xx 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
OMAP5910JGDY2 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Applications Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
OMAP5910JGZG1 制造商:Texas Instruments 功能描述: