參數資料
型號： OMAP5910(DSP)
英文描述： Dual-Core Processor
中文描述： 雙核處理器
文件頁數： 111/160頁
文件大?。?/td> 1997K
代理商： OMAP5910(DSP)
Functional Overview
99
August 2002 Revised August 2003
SPRS197B
3.17 Interrupts
Table 373. MPU Level 1 and Level 2 Interrupt Mappings
INTERRUPT
DEFAULT
SENSITIVITY
LEVEL 1
MAPPING
LEVEL 2
MAPPING
FUNCTION
Level 2 Interrupt handler FIQ
Level
IRQ_0
FIQ Interrupt from Level 2 Handler
CAMERA_IF_INTERRUPT
Level
IRQ_1
Camera Interface Interrupt
Reserved
IRQ_2
Reserved, keep masked
External FIQ
Edge
IRQ_3
External FIQ Interrupt
McBSP2 TX INT
Edge
IRQ_4
McBSP2 Transmit Interrupt
McBSP2 RX INT
Edge
IRQ_5
McBSP2 Receive Interrupt
IRQ_RTDX
Level
IRQ_6
Real-Time Data Exchange Interrupt
(for RTDX Emulation Tools)
IRQ_DSP_MMU_ABORT
Level
IRQ_7
DSP MMU Abort Interrupt
IRQ_HOST_INT
Level
IRQ_8
IRQ_ABORT
Level
IRQ_9
IRQ_DSP_MAILBOX1
Level
IRQ_10
DSP2ARM1 Mailbox Interrupt
IRQ_DSP_MAILBOX2
Level
IRQ_11
DSP2ARM2 Mailbox Interrupt
Reserved
IRQ_12
Reserved, keep masked
IRQ_TIPB_BRIDGE_PRIVATE
Level
IRQ_13
TIPB Private Bridge Interrupt
IRQ_GPIO
Level
IRQ_14
MPU Interrupt for MPU-owned shared GPI
IRQ_UART3
Level
IRQ_15
UART3 Interrupt
IRQ_TIMER3
Edge
IRQ_16
MPU Timer 3 Interrupt
IRQ_LB_MMU
Level
IRQ_17
Local Bus MMU Interrupt
Reserved
IRQ_18
Reserved, keep masked
IRQ_DMA_CH0_CH6
Level
IRQ_19
System DMA Channel 0 and 6 Interrupt
IRQ_DMA_CH1_CH7
Level
IRQ_20
System DMA Channel 1 and 7 Interrupt
IRQ_DMA_CH2_CH8
Level
IRQ_21
System DMA Channel 2 and 8 Interrupt
IRQ_DMA_CH3
Level
IRQ_22
System DMA Channel 3 Interrupt
IRQ_DMA_CH4
Level
IRQ_23
System DMA Channel 4 Interrupt
IRQ_DMA_CH5
Level
IRQ_24
System DMA Channel 5 Interrupt
IRQ_DMA_CH_LCD
Level
IRQ_25
System DMA LCD Channel Interrupt
IRQ_TIMER1
Edge
IRQ_26
MPU Timer 1 Interrupt
IRQ_WD_TIMER
Edge
IRQ_27
MPU Watchdog Timer Interrupt
IRQ_TIPB_BRIDGE_PUBLIC
Level
IRQ_28
TIPB Public Bridge Interrupt
IRQ_LOCAL_BUS_IF
Level
IRQ_29
Local Bus Interrupt
IRQ_TIMER2
Edge
IRQ_30
MPU Timer 2 Interrupt
IRQ_LCD_CTRL
Level
IRQ_31
LCD Controller Interrupt
FAC
Level
IRQ_0
IRQ_0
Frame Adjustment Counter Interrupt
KBD
Edge
IRQ_0
IRQ_1
Keyboard Interrupt
MICROWIRE_TX
Edge
IRQ_0
IRQ_2
Microwire Transmit Interrupt
MICROWIRE_RX
Edge
IRQ_0
IRQ_3
Microwire Receive Interrupt
I2C Interrupt
I2C
Edge
IRQ_0
IRQ_4
MPUIO
Level
IRQ_0
IRQ_5
MPUIO Interrupt
相關PDF資料
PDF描述
OMAP5910(RISC) Dual-Core Processor
OMC506 Closed Loop Speed Controller For 3-Phase Brushless DC Motor MP-3T Package
OMC507 5 Amp. Push-Pull 3-Phase Brushless DC Motor Controller Driver(5A,推挽三相無刷直流電機控制驅動器)
OMC510 36V Hi-Rel Three-Phase Brushless DC Motor Controller in a PCB-1 package
OMC510 DSP-Based Three-Phase Brushless DC Motor Controller(基于DSP的三相無刷直流電機控制器)
相關代理商/技術參數
參數描述
OMAP5910GGZG1 制造商:Rochester Electronics LLC 功能描述:- Bulk
OMAP5910GGZG2 制造商:Rochester Electronics LLC 功能描述:- Bulk
OMAP5910JGDY1R 功能描述:IC OMAP DUAL-CORE PROC 289-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:OMAP-59xx 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
OMAP5910JGDY2 功能描述:數字信號處理器和控制器 - DSP, DSC Applications Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
OMAP5910JGZG1 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*