參數(shù)資料
型號： OMAP5910(DSP)
英文描述： Dual-Core Processor
中文描述： 雙核處理器
文件頁數(shù)： 140/160頁
文件大?。?/td> 1997K
代理商： OMAP5910(DSP)
Electrical Specifications
128
August 2002 Revised August 2003
SPRS197B
5.9.2 McBSP as SPI Master or Slave Timing
Table 516 to Table 523 assume testing over recommended operating conditions (see Figure 520 through
Figure 523).
Table 516. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)
NO.
MASTER
SLAVE
UNIT
MIN
MAX
MIN
MAX
M30
tsu(DRV-CKXL)
th(CKXL-DRV)
Setup time, MCBSPx.DR valid before MCBSPx.CLKX low
15
2 6P
ns
M31
Hold time, MCBSPx.DR valid after MCBSPx.CLKX low
2
6 + 6P
ns
Setup time, MCBSPx.FSX low before
MCBSPx.CLKX high
McBSP1
21
M32
tsu(BFXL-CKXH)
McBSP2
5
ns
McBSP3
10
M33
tc(CKX)
Cycle time, MCBSPx.CLKX
2P
16P
ns
For all SPI slave modes, CLKG is programmed as 1/2 of the internal reference clock by setting CLKSM = CLKGDV = 1.
P = 1/(Base frequency) for McBSP 1 and 3, or 1/(ARMPER_CK clock frequency) in ns for McBSP 2. Base frequency is 12 or 13 MHz.
Table 517. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)
NO.
PARAMETER
MASTER§
SLAVE
UNIT
MIN
MAX
MIN
MAX
M24
th(CKXL-FXL)
td(FXL-CKXH)
td(CKXH-DXV)
td(FXL-DXV)
Hold time, MCBSPx.FSX low after MCBSPx.CLKX low
Delay time, MCBSPx.FSX low to MCBSPx.CLKX high#
0.45T
0.55T
ns
M25
0.45C
0.55C
ns
M26
Delay time, MCBSPx.CLKX high to MCBSPx.DX valid
1
7
3P + 2
5P+ 18
ns
M29
Delay time, MCBSPx.FSX low to MCBSPx.DX valid
4P + 18
ns
For all SPI slave modes, CLKG is programmed as 1/2 of the internal reference clock by setting CLKSM = CLKGDV = 1.
P = 1/(Base frequency) for McBSP 1 and 3, or 1/(ARMPER_CK clock frequency) in ns for McBSP 2. Base frequency is 12 or 13 MHz.
§T =
CLKX period = (1 + CLKGDV) * P
C =
CLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * P when CLKGDV is even
FSRP = FSXP = 1. As a SPI master, MCBSPx.FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input
on MCBSPx.FSX and MCBSPx.FSR is inverted before being used internally.
CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
#MCBSPx.FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master
clock (MCBSPx.CLKX).
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
CLKX
FSX
DX
DR
M30
M26
M31
M24
M29
M25
LSB
MSB
M32
M33
Figure 520. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0
相關(guān)PDF資料
PDF描述
OMAP5910(RISC) Dual-Core Processor
OMC506 Closed Loop Speed Controller For 3-Phase Brushless DC Motor MP-3T Package
OMC507 5 Amp. Push-Pull 3-Phase Brushless DC Motor Controller Driver(5A,推挽三相無刷直流電機控制驅(qū)動器)
OMC510 36V Hi-Rel Three-Phase Brushless DC Motor Controller in a PCB-1 package
OMC510 DSP-Based Three-Phase Brushless DC Motor Controller(基于DSP的三相無刷直流電機控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OMAP5910GGZG1 制造商:Rochester Electronics LLC 功能描述:- Bulk
OMAP5910GGZG2 制造商:Rochester Electronics LLC 功能描述:- Bulk
OMAP5910JGDY1R 功能描述:IC OMAP DUAL-CORE PROC 289-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:OMAP-59xx 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
OMAP5910JGDY2 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Applications Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
OMAP5910JGZG1 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*