- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379804 > CD2481 (Intel Corp.) Programmable Four-Channel Communications Controller PDF資料下載
參數(shù)資料
| 型號： | CD2481 |
| 廠商： | Intel Corp. |
| 英文描述： | Programmable Four-Channel Communications Controller |
| 中文描述： | 可編程四通道通信控制器 |
| 文件頁數(shù)： | 86/222頁 |
| 文件大?。?/td> | 974K |
| 代理商： | CD2481 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁當(dāng)前第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁
CD2481
—
Programmable Four-Channel Communications Controller
86
Datasheet
Note that if automatic out-of-band flow control is implemented, the activity of DTR and DSR pins
do not implement the function assigned to those signal names by the signalling conventions of the
CCITT and other standards organization. These names would only apply to these pins if they are
under program control and not under automatic CD2481 control. In fact, the
“
DTR
”
function
enables the modem to go on- and off-line, depending on the state of the pin. If automatic control is
used, then DTR would go inactive when the receive FIFO reached the programmed threshold thus
causing the modem to drop the connection (carrier) to the remote, which would not be the correct
function based on the state of the receive FIFO.
7.5.4
Line Break Detection and Generation
A line break on the receiver occurs when the input at the receive data (RxD) pin is all zeros (low)
for at least one full character time. This is indicated when the Break bit (RISRl[0]) is set to
‘
1
’
.
Line break generation out of the transmitter is possible when the Embedded Transmit Command
(ETC) bit {COR2[5]) is set to 1. A line break is generated when the output at the transmit data
(TxD) pin is all zeroes (low) for at least one full character time.
Line breaks may be transmitted by embedding certain sequences in the data stream, as defined in
the table below.These sequences are valid for transmitting breaks only if ETC is set to
‘
1
’
. The
embedded sequences to transmit a break are listed below.
Note:
In addition to Insert Delay, a 'break' may also be increased beyond one full character by
transmitting me than one 'Send BREAK' sequence at a time.
7.5.5
Special Character Transmission
Selected special characters may be sent preemptively by setting the SndSpc bit (STCR[3]. The
CD2481 channel acknowledges the command by clearing the STCR. Along with the SndSpc bit,
the host needs to set-up the three SSPC bits (STCR[2:0], also in the STCR to select which character
is to be sent.
When the host commands a special character transmission, the channel will complete transmitting
any characters in the Transmit Shift register and Transmit Holding register, and then transmit the
special character sequence. Any other characters awaiting transmission in the FIFO or through
DMA will be transmitted after the special character.
Sequence
Function
00h-81h
Send BREAK
–
Send a line break for at least one character time.
00h-82h-xxh
Insert Delay
–
To increase the break generation beyond one character time, the
Insert Delay sequence may be used. The inserted delay will be xx, where xx is a
binary number. The delay will be xx times the 'tick' set by the Timer Period register
(TPR). The minimum period of TPR should be 1 millisecond. If the Insert Delay
sequence is not preceded by a Send BREAK sequence, then there will be an
inserted delay of all 1's (high) on the output for duration xx.
00h-83h
Stop BREAK
–
This must follow the Send BREAK sequence, or the Insert Delay
sequence.
00h-00h
Send NUL
–
If the user needs to send a NUL character, and ETC = 1, the user may
embed 00h-00h to send one NUL character. If there are less than 8-bits per
character, the user may also send a NUL character by 'sending' an 80h.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD3086 | General Purpose NPN Transistor Array |
| CD4000 | CMOS NOR Gates |
| CD4001 | CMOS NOR Gates |
| CD4002 | CMOS NOR Gates |
| CD40011 | Quad 2-Input NOR,NAND Buffered B Series Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD24B3 031573 | 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC |
| CD24B3 | 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC |
| CD-250 | 制造商:Stellar Labs 功能描述:CD / USB Media Player with FM Tuner - MP3 and WMA |
| CD2500R1 | 制造商:LOGETR 功能描述: |
| CD250-3KVM.25 | 制造商:Yageo / Phycomp 功能描述:CD250-3KVM.25 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。