參數(shù)資料
型號(hào): CD2481
廠商: Intel Corp.
英文描述: Programmable Four-Channel Communications Controller
中文描述: 可編程四通道通信控制器
文件頁(yè)數(shù): 48/222頁(yè)
文件大小: 974K
代理商: CD2481
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)
CD2481
Programmable Four-Channel Communications Controller
48
Datasheet
If there is a non-zero value in the BERCNT (Bus Error Retry Count register), the register is
decremented, and the failed transfer is retried automatically. If the BERCNT is zero, a bus error
interrupt is generated, and DMA transfers are suspended on the failing buffer until the interrupt is
serviced.
5.4.4
A and B Buffers and Chaining
The buffer management of the CD2481 uses a dual-buffer scheme. There is an A and B buffer pair
for each transmitter and each receiver. Each buffer is controlled by an Ownership Status bit, called
2481OWN. When 2481OWN is set to
1
, the CD2481 owns the buffer. When 2481OWN is set to
0
, the host owns the buffer. A simple rule prevents confusion in the buffer management: neither
the CD2481 nor the host seizes buffer ownership. Each always relinquishes ownership to the other.
The host gives ownership of a receive buffer to the CD2481 when the receive buffer is ready. The
CD2481 is then free to write received data into the buffer. The CD2481 returns ownership of the
receive buffer after the receive data is in the buffer. The host gives ownership of a transmit buffer
to the CD2481 when the transmit buffer is ready to transmit. The CD2481 then transmits the
contents of the buffer. When this is complete, the CD2481 returns ownership back to the host.
The CD2481 keeps track of which buffer (A or B) is to be used next in the status bits
Ntbuf for
transmit and Nrbuf for receive. The relationship between the 2481OWN bit and the
next
bits is
shown later. The receive buffers are handled in the same way using the Nrbuf (next receive buffer).
Chaining is used to break up relatively long frames into shorter blocks in memory, and is useful
where there are frequent smaller frames and occasional long frames. Chaining allows more
efficient use of the user RAM.
The EOF Status bit is used to control chaining in Synchronous modes. Chaining applies to both
transmit and receive. For transmit, the host determines EOF bit; for receive, the CD2481
determines the EOF bit.
In Transmit DMA, when the first buffer is supplied to the CD2481, it is treated as the start of frame
the CRC is reset and leading pad/flag/syn characters are transmitted, followed by the data. If the
EOF bit is set, the CRC and closing flag/syn are appended, and the next buffer is again treated as
the start of frame. If the EOF bit is not set, the CD2481 treats the buffer as the first part of a larger
frame and chains into the next buffer (does not reset CRC); this process then continues until a
buffer is supplied with the EOF bit set.
Table 3. A and B Buffers and Chaining
Ntbuf
2481OWN
Buffer A
2481OWN
Buffer B
Transmit Action
0
0
0
Send nothing
0
1
0
Host sets up buffer A
1
1
0
CD2481 accepts buffer A and marks B as next
1
0
0
CD2481 completes A tx, and passes it to host
1
0
1
Host sets up buffer B
0
0
1
CD2481 accepts B and marks A as next
0
1
1
Host sets up buffer A
1
1
0
CD2481 completes B tx, passes to host, accepts A and marks B as next
1
0
0
CD2481 completes A tx and passes it to host
相關(guān)PDF資料
PDF描述
CD3086 General Purpose NPN Transistor Array
CD4000 CMOS NOR Gates
CD4001 CMOS NOR Gates
CD4002 CMOS NOR Gates
CD40011 Quad 2-Input NOR,NAND Buffered B Series Gate
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD24B3 031573 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC
CD24B3 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC
CD-250 制造商:Stellar Labs 功能描述:CD / USB Media Player with FM Tuner - MP3 and WMA
CD2500R1 制造商:LOGETR 功能描述:
CD250-3KVM.25 制造商:Yageo / Phycomp 功能描述:CD250-3KVM.25