
CD2481
—
Programmable Four-Channel Communications Controller
194
Datasheet
Bit 0
Ownership of the transfer buffer (set by the host CPU and cleared by the CD2481)
0 = buffer not ready to be used by the CD2481
1 = buffer is ready for the CD2481 to transmit
9.6.5.11
A Transmit Buffer Status (ATBSTS)
–
Async-HDLC/PPP Mode
9.6.5.12
B Transmit Buffer Status (BTBSTS)
–
Async-HDLC/PPP Mode
Bit 7
Berr
–
Bus error (set by the CD2481, and cleared by the host)
0 = No bus error
1 = Bus error was detected on the last transfer
Bit 6
EOF
–
End of frame (set and cleared by the host)
0 = This buffer is not the last in frame/block.
1 = This buffer is the last in frame/block.
Bit 5
EOB
–
The end of a transmit buffer (set by the CD2481, and cleared by the host).
The end of a host supplied transmit buffer has been reached.
Bits 4:3
Reserved
–
must be zero
.
Bit 2
map32
–
Map all transmit characters from 00
–
1F (set and cleared by the host)
0 = Use the normal TXACCM map.
1 = Map all characters in the range from 00
–
1F.
Bit 1
INTR
–
Interrupt
0 = No interrupt required after the buffer is transmitted.
1 = Interrupt required after the buffer is transmitted.
Bit 0
2481own
–
Ownership of the transmit buffer (set by the host and cleared by the
CD2481)
Register Name: ATBSTS
Register Description: Transmit Buffer
‘
A
’
Status Register
Default Value: x
’
00
Access: Byte Read/Write
Intel Hex Address: x
’
5C
Motorola Hex Address: x
’
5F
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Berr
EOF
EOB
0
0
map32
INTR
2481own
Register Name: BTBSTS
Register Description: Transmit Buffer
‘
B
’
Status Register
Default Value: x
’
00
Access: Byte Read/Write
Intel Hex Address: x
’
5D
Motorola Hex Address: x
’
5E
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Berr
EOF
EOB
0
0
map32
INTR
2481own